Actel Corporation

Patent Owner

Compare

Stats

Details

Technologies

Intl Class Technology # of Patents Rank
 
 
 
H03K PULSE TECHNIQUE 17622
 
 
 
H01L SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR 100177
 
 
 
G06F ELECTRIC DIGITAL DATA PROCESSING 68260
 
 
 
G11C STATIC STORES 6571
 
 
 
G01R MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES 16112
 
 
 
H01H ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES 967
 
 
 
H03M CODING, DECODING OR CODE CONVERSION, IN GENERAL 592
 
 
 
G06G ANALOGUE COMPUTERS 241
 
 
 
H02H EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS 265
 
 
 
H03D DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER 247

Top Patents (by citation)

Upgrade to the Premium Level to View Top Patents for this Owner. Learn More

Recent Publications

  • No Recent Publications to Display

Recent Patents

Patent # Title Filing Date Issue Date Intl Class
8,570,819 Non-volatile memory array architecture optimized for hi-reliability and commercial marketsMar 09, 12Oct 29, 13[G11C]
8,446,170 FPGA RAM blocks optimized for use as register filesMay 03, 12May 21, 13[H03K]
8,415,650 Front to back resistive random access memory cellsJul 01, 10Apr 09, 13[H01L]
8,320,178 Push-pull programmable logic device cellJul 01, 10Nov 27, 12[G11C]
8,289,047 Architecture and interconnect scheme for programmable logic circuitsNov 10, 10Oct 16, 12[H03K]
8,269,203 Resistive RAM devices for programmable logic devicesJul 01, 10Sep 18, 12[H01L]
8,269,204 Back to back resistive random access memory cellsJul 01, 10Sep 18, 12[H01L]
8,258,567 Non-volatile two-transistor programmable logic cell and array layoutMar 01, 11Sep 04, 12[H01L]
8,258,811 Enhanced field programmable gate arrayJun 10, 11Sep 04, 12[H03K]
8,255,854 Architecture and method for compensating for disparate signal rise and fall times by using polarity selection to improve timing and power in an integrated circuitApr 02, 10Aug 28, 12[G06F]

View all patents..

Expired/Abandoned/Withdrawn Patents

Patent # Title Filing Date Issue/Pub Date Intl Class
2011/0024,821 PUSH-PULL FPGA CELLOct 13, 10Feb 03, 11[H01L]
2009/0057,821 REPROGRAMMABLE METAL-TO-METAL ANTIFUSE EMPLOYING CARBON-CONTAINING ANTIFUSE MATERIALOct 27, 08Mar 05, 09[H01L]
2009/0058,462 FIELD PROGRAMMABLE GATE ARRAY INCLUDING A NONVOLATILE USER MEMORY AND METHOD FOR PROGRAMMINGNov 05, 08Mar 05, 09[H03K]
2009/0051,050 CORNER I/O PAD DENSITYAug 24, 07Feb 26, 09[H01L]
2008/0309,371 FACE-TO-FACE BONDED I/O CIRCUIT DIE AND FUNCTIONAL LOGIC CIRCUIT DIE SYSTEMAug 22, 08Dec 18, 08[H03K]
2008/0297,191 APPARATUS AND METHOD OF ERROR DETECTION AND CORRECTION IN A RADIATION-HARDENED STATIC RANDOM ACCESS MEMORY FIELD-PROGRAMMABLE GATE ARRAYJul 23, 08Dec 04, 08[H03K]
2008/0284,532 VOLTAGE- AND TEMPERATURE-COMPENSATED RC OSCILLATOR CIRCUITJul 30, 08Nov 20, 08[H03K, H03L]
2008/0279,028 FLASH/DYNAMIC RANDOM ACCESS MEMORY FIELD PROGRAMMABLE GATE ARRAYJul 29, 08Nov 13, 08[G11C]
2008/0272,804 NON-VOLATILE MEMORY CONFIGURATION SCHEME FOR VOLATILE-MEMORY-BASED PROGRAMMABLE CIRCUITS IN AN FPGAJul 21, 08Nov 06, 08[H03K]
2008/0276,030 SRAM BUS ARCHITECTURE AND INTERCONNECT TO AN FPGAJul 23, 08Nov 06, 08[G06F]
2008/0238,477 TILEABLE FIELD-PROGRAMMABLE GATE ARRAY ARCHITECTUREFeb 25, 08Oct 02, 08[H03K]
2008/0231,319 DEDICATED INPUT/OUTPUT FIRST IN/FIRST OUT MODULE FOR A FIELD PROGRAMMABLE GATE ARRAYJun 02, 08Sep 25, 08[H03K]
2008/0218,206 FIELD PROGRAMMABLE GATE ARRAY LONG LINE ROUTING NETWORKMay 27, 08Sep 11, 08[H04B, H03K]
2008/0218,207 SYNCHRONOUS FIRST-IN/FIRST-OUT BLOCK MEMORY FOR A FIELD PROGRAMMABLE GATE ARRAYApr 29, 08Sep 11, 08[H03K]
2008/0204,074 DEDICATED INTERFACE ARCHITECTURE FOR A HYBRID INTEGRATED CIRCUITMay 02, 08Aug 28, 08[H03K]
2008/0197,450 AMORPHOUS CARBON METAL-TO-METAL ANTIFUSE WITH ADHESION PROMOTING LAYERSApr 15, 08Aug 21, 08[H01L]
2008/0191,363 ARCHITECTURE FOR FACE-TO-FACE BONDING BETWEEN SUBSTRATE AND MULTIPLE DAUGHTER CHIPSApr 14, 08Aug 14, 08[H01L]
2008/0180,129 FPGA ARCHITECTURE WITH THRESHOLD VOLTAGE COMPENSATION AND REDUCED LEAKAGEAug 30, 07Jul 31, 08[H03K]
2008/0144,393 BIT LINE PRE-SETTLEMENT CIRCUIT AND METHOD FOR FLASH MEMORY SENSING SCHEMEFeb 26, 08Jun 19, 08[G11C]
2007/0228,548 CHIP CARRIER SUBSTRATE WITH A LAND GRID ARRAY AND EXTERNAL BOND TERMINALSJun 12, 07Oct 04, 07[H01L]

View all patents..

Top Inventors for This Owner

Upgrade to the Premium Level to View Top Inventors for this Owner. Learn More

We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!