ACTEL CORPORATION

Patent Owner

Follow Compare Add to Portfolio

Stats

Details

Patent Activity in the Last 10 Years

Technologies

Intl Class Technology Matters Rank in Class
 
 
 
H03K PULSE TECHNIQUE 3491
 
 
 
H01L SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR 30293
 
 
 
G01R MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES 10135
 
 
 
G11C STATIC STORES 9134
 
 
 
G06F ELECTRIC DIGITAL DATA PROCESSING 7394
 
 
 
H01H ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES 483
 
 
 
G06G ANALOGUE COMPUTERS 150
 
 
 
H01C RESISTORS126
 
 
 
H02H EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS 174

Top Patents (by citation)

Upgrade to the Premium Level to View Top Patents for this Owner. Learn More

Recent Publications

  • No Recent Publications to Display

Recent Patents

Patent # Title Filing Date Issue Date Intl Class
8,446,170 FPGA RAM blocks optimized for use as register filesMay 03, 12May 21, 13[H03K]
8,289,047 Architecture and interconnect scheme for programmable logic circuitsNov 10, 10Oct 16, 12[H03K]
7,646,218 Architecture and interconnect scheme for programmable logic circuitsJun 24, 08Jan 12, 10[H03K]
7,409,664 Architecture and interconnect scheme for programmable logic circuitsDec 09, 05Aug 05, 08[G06F]
6,989,688 Architecture and interconnect scheme for programmable logic circuitsApr 21, 04Jan 24, 06[H03K]
6,747,482 Architecture and interconnect scheme for programmable logic circuitsMay 01, 03Jun 08, 04[H03K]
6,703,861 Architecture and interconnect scheme for programmable logic circuitsOct 11, 02Mar 09, 04[H03K]
RE37048 Field programmable digital signal processing array integrated circuitOct 08, 97Feb 06, 01[G06F]
6,111,302 Antifuse structure suitable for VLSI applicationAug 30, 95Aug 29, 00[H01L]
5,781,033 Logic module with configurable combinational and sequential blocksNov 12, 96Jul 14, 98[H03K]

View all patents..

Expired/Abandoned/Withdrawn Patents

Patent # Title Status Filing Date Issue/Pub Date Intl Class
7,956,404 Non-volatile two-transistor programmable logic cell and array layoutExpiredFeb 13, 09Jun 07, 11[H01L]
7,915,918 Method and apparatus for universal program controlled bus architectureExpiredOct 29, 10Mar 29, 11[H03K]
2011/0024,821 PUSH-PULL FPGA CELLABANOct 13, 10Feb 03, 11[H01L]
7,830,173 Method and apparatus for universal program controlled bus architectureExpiredMar 10, 09Nov 09, 10[H03K]
2009/0058,462 FIELD PROGRAMMABLE GATE ARRAY INCLUDING A NONVOLATILE USER MEMORY AND METHOD FOR PROGRAMMINGABANNov 05, 08Mar 05, 09[H03K]
2009/0057,821 REPROGRAMMABLE METAL-TO-METAL ANTIFUSE EMPLOYING CARBON-CONTAINING ANTIFUSE MATERIALABANOct 27, 08Mar 05, 09[H01L]
2009/0051,050 CORNER I/O PAD DENSITYABANAug 24, 07Feb 26, 09[H01L]
2008/0309,371 FACE-TO-FACE BONDED I/O CIRCUIT DIE AND FUNCTIONAL LOGIC CIRCUIT DIE SYSTEMABANAug 22, 08Dec 18, 08[H03K]
2008/0297,191 APPARATUS AND METHOD OF ERROR DETECTION AND CORRECTION IN A RADIATION-HARDENED STATIC RANDOM ACCESS MEMORY FIELD-PROGRAMMABLE GATE ARRAYABANJul 23, 08Dec 04, 08[H03K]
2008/0284,532 VOLTAGE- AND TEMPERATURE-COMPENSATED RC OSCILLATOR CIRCUITABANJul 30, 08Nov 20, 08[H03K, H03L]
2008/0279,028 FLASH/DYNAMIC RANDOM ACCESS MEMORY FIELD PROGRAMMABLE GATE ARRAYABANJul 29, 08Nov 13, 08[G11C]
2008/0272,804 NON-VOLATILE MEMORY CONFIGURATION SCHEME FOR VOLATILE-MEMORY-BASED PROGRAMMABLE CIRCUITS IN AN FPGAABANJul 21, 08Nov 06, 08[H03K]
2008/0276,030 SRAM BUS ARCHITECTURE AND INTERCONNECT TO AN FPGAABANJul 23, 08Nov 06, 08[G06F]
2008/0238,477 TILEABLE FIELD-PROGRAMMABLE GATE ARRAY ARCHITECTUREABANFeb 25, 08Oct 02, 08[H03K]
2008/0231,319 DEDICATED INPUT/OUTPUT FIRST IN/FIRST OUT MODULE FOR A FIELD PROGRAMMABLE GATE ARRAYABANJun 02, 08Sep 25, 08[H03K]
2008/0218,206 FIELD PROGRAMMABLE GATE ARRAY LONG LINE ROUTING NETWORKABANMay 27, 08Sep 11, 08[H04B, H03K]
2008/0218,207 SYNCHRONOUS FIRST-IN/FIRST-OUT BLOCK MEMORY FOR A FIELD PROGRAMMABLE GATE ARRAYABANApr 29, 08Sep 11, 08[H03K]
2008/0197,450 AMORPHOUS CARBON METAL-TO-METAL ANTIFUSE WITH ADHESION PROMOTING LAYERSABANApr 15, 08Aug 21, 08[H01L]
2008/0191,363 ARCHITECTURE FOR FACE-TO-FACE BONDING BETWEEN SUBSTRATE AND MULTIPLE DAUGHTER CHIPSABANApr 14, 08Aug 14, 08[H01L]
2008/0180,129 FPGA ARCHITECTURE WITH THRESHOLD VOLTAGE COMPENSATION AND REDUCED LEAKAGEABANAug 30, 07Jul 31, 08[H03K]

View all patents..

Top Inventors for This Owner

Upgrade to the Premium Level to View Top Inventors for this Owner. Learn More

We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!

We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.