CADENCE DESIGN SYSTEMS, INC.

Patent Owner

Watch Compare Add to Portfolio

Stats

Details

Patent Activity in the Last 10 Years

Technologies

Intl Class Technology Matters Rank in Class
 
 
 
G06F ELECTRIC DIGITAL DATA PROCESSING 153355
 
 
 
G01R MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES 6996
 
 
 
G11C STATIC STORES 39112
 
 
 
H03K PULSE TECHNIQUE 3596
 
 
 
H01L SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR 31331
 
 
 
H04L TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION 27258
 
 
 
G06G ANALOGUE COMPUTERS 1835
 
 
 
H03M CODING, DECODING OR CODE CONVERSION, IN GENERAL 1893
 
 
 
G03F PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR 1589
 
 
 
H04B TRANSMISSION 13197

Top Patents (by citation)

Upgrade to the Professional Level to View Top Patents for this Owner. Learn More

Recent Publications

  • No Recent Publications to Display

Recent Patents

Patent # Title Filing Date Issue Date Intl Class
9922209 Security data path verificationSep 19, 16Mar 20, 18[G06F]
9924466 Dynamic flip-flop and multiplexer for sub-rate clock data serializerMay 11, 15Mar 20, 18[H04W, H03K]
9916403 Method and system for efficiently determining differential voltages for electrostatic discharge simulationsJun 30, 16Mar 13, 18[G06F]
9917655 Timing-modulated side channelNov 02, 16Mar 13, 18[H04L, H04B]
9910810 Multiphase I/O for processor-based emulation systemOct 23, 15Mar 06, 18[G06F]
9910947 Methods, systems, and articles of manufacture for implementing an electronic design with solid-fluid analysis driven techniquesJun 30, 16Mar 06, 18[G06F]
9904756 Methods, systems, and computer program product for implementing DRC clean multi-patterning process nodes with lateral fills in electronic designsMar 31, 15Feb 27, 18[G03F, G06F, H01L]
9904759 System for concurrent target diagnostics fieldJun 08, 17Feb 27, 18[G06F]
9891281 Method and system for automatically identifying test runs contributing to coverage events of interest in verification test dataNov 30, 15Feb 13, 18[G01R, G06F]
9886538 System and method for using heterogeneous hierarchical configurations for electronic design reuseJul 12, 16Feb 06, 18[G06F]

View all patents..

Expired/Abandoned/Withdrawn Patents

Patent # Title Status Filing Date Issue/Pub Date Intl Class
2014/0281,730 DEBUGGING SESSION HANDOVERAbandonedMar 14, 13Sep 18, 14[G06F]
2014/0282,414 METHOD AND SYSTEM FOR DEBUGGING OF A PROGRAMAbandonedMar 14, 13Sep 18, 14[G06F]
2014/0282,415 METHOD AND SYSTEM FOR DEBUGGING A PROGRAMAbandonedMar 14, 13Sep 18, 14[G06F]
2014/0173,539 Method and Apparatus for Isolating and/or Debugging Defects in Integrated Circuit DesignsAbandonedDec 19, 12Jun 19, 14[G06F]
2014/0173,541 Method and Apparatus for Verifying Debugging of Integrated Circuit DesignsAbandonedDec 19, 12Jun 19, 14[G06F]
8671378 Method and system for distributing clock signals on non manhattan semiconductor integrated circuitsExpiredMay 03, 10Mar 11, 14[G06F]
8656330 Apparatus with general numeric backtracking algorithm for solving satisfiability problems to verify functionality of circuits and softwareExpiredDec 16, 10Feb 18, 14[G06F]
8656368 System, method, and computer program product for abstract software performance profilingExpiredJul 11, 11Feb 18, 14[G06F]
8650518 Method and apparatus for rule-based automatic layout parasitic extraction in a multi-technology environmentExpiredJan 08, 10Feb 11, 14[G06F]
8645901 Visualization and information display for shapes in displayed graphical images based on a cursorExpiredDec 01, 09Feb 04, 14[G06F]
8631381 Method and system for power delivery network analysisExpiredFeb 24, 12Jan 14, 14[G06F]
8601422 Method and system for schematic-visualization driven topologically-equivalent layout design in RFSiPExpiredDec 22, 08Dec 03, 13[G06F]
8594988 Method and apparatus for circuit simulation using parallel computingExpiredJun 21, 07Nov 26, 13[G06F]
2013/0290,834 SYNCHRONIZED THREE-DIMENSIONAL DISPLAY OF CONNECTED DOCUMENTSAbandonedSep 05, 12Oct 31, 13[G06F]
8566767 System and method for parametric intercoupling of static and dynamic analyses for synergistic integration in electronic design automationExpiredNov 23, 11Oct 22, 13[G06F, G06G]
8560991 Automatic debugging using automatic input data mutationExpiredOct 05, 10Oct 15, 13[G01R, G06F]
8555223 Methods, systems, and articles of manufacture for implementing a physical design of an electronic circuit with automatic snappingWithdrawnApr 12, 12Oct 08, 13[G06F]
8549457 Method and system for implementing core placementExpiredAug 26, 11Oct 01, 13[G06F]
8549459 Systems for automatic circuit routing with object oriented constraintsExpiredJul 13, 10Oct 01, 13[G06F]
8539405 Method and system for implementing top down design and verification of an electronic designExpiredJul 30, 12Sep 17, 13[G06F]

View all patents..

Top Inventors for This Owner

Upgrade to the Professional Level to View Top Inventors for this Owner. Learn More

We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!

We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.