CONEXANT, INC.
Patent Owner
Stats
- 77 US PATENTS IN FORCE
- 0 US APPLICATIONS PENDING
- Aug 06, 2013 most recent publication
Details
- 77 Issued Patents
- 0 Issued in last 3 years
- 0 Published in last 3 years
- 4,555 Total Citation Count
- Feb 02, 1981 Earliest Filing
- 80 Expired/Abandoned/Withdrawn Patents
Patent Activity in the Last 10 Years
Technologies
Intl Class
Technology
Matters
Rank in Class
Top Patents (by citation)
| Upgrade to the Professional Level to View Top Patents for this Owner. Learn More |
Recent Publications
- No Recent Publications to Display
Recent Patents
Patent #
Title
Filing Date
Issue Date
Intl Class
7788397 Method for mitigating adverse processor loading in a personal computer implementation of a wireless local area network adapterJul 23, 03Aug 31, 10[G08C, H04B, G06F]
7643413 System and method for providing quality of service in asynchronous transfer mode cell transmissionDec 29, 03Jan 05, 10[H04L]
7522638 Method and system for preventing data loss in a real-time computer systemMay 07, 03Apr 21, 09[H04M, H04J]
7342927 Systems and methods for transferring various data types across an ATM networkMar 11, 02Mar 11, 08[H04L]
Expired/Abandoned/Withdrawn Patents
Patent #
Title
Status
Filing Date
Issue/Pub Date
Intl Class
7535920 Method and system for optimizing UTOPIA CLAV polling arbitrationExpiredJul 08, 03May 19, 09[H04L]
7346118 Method and apparatus for generating a 64 state 4-D Trellis code in DMTExpiredAug 20, 03Mar 18, 08[H04L]
7117321 System and method for interleaving SDRAM device access requestsExpiredJul 08, 03Oct 03, 06[G06F]
6967996 System and method for optimizing digital subscriber line performance between transceivers from multiple manufacturersExpiredDec 06, 00Nov 22, 05[H04L]
6961779 System and method for robust parsing of multiple-frame protocol messagesExpiredFeb 11, 02Nov 01, 05[H04L]
6879625 System and method for providing cancellation of interference in a repeater configuration with remote loop poweringExpiredMay 21, 01Apr 12, 05[H04B]
6871292 Sequencer and method of selectively inhibiting clock signals to execute reduced instruction sequences in a re-programmable I/O interfaceExpiredNov 20, 00Mar 22, 05[G06F]
6851046 Jumping to a recombine target address which is encoded in a ternary branch instructionExpiredNov 13, 01Feb 01, 05[G06F]
2004/0235,452 Network access point for providing multiple levels of securityAbandonedMay 22, 03Nov 25, 04[H04M]
6807640 Programmable interface controller suitable for spanning clock domainsExpiredMay 08, 01Oct 19, 04[G06F]
2004/0203,296 Method and system for attaching a USB network adapter supporting both RNDIS and non-RNDIS capable operating systemsAbandonedNov 13, 03Oct 14, 04[H01R]
2004/0162,864 System and method for generating pseudo-random numbersAbandonedJul 08, 03Aug 19, 04[G06F]
6775305 System and method for combining multiple physical layer transport linksExpiredOct 19, 00Aug 10, 04[H04J]
6770493 Integrated circuit package capable of operating in multiple orientationsExpiredJul 16, 03Aug 03, 04[H01L]
2004/0141,496 Optimization of transmissions on a shared communications channelAbandonedApr 23, 03Jul 22, 04[H04L]
Top Inventors for This Owner
| Upgrade to the Professional Level to View Top Inventors for this Owner. Learn More |
We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.
