DIGITAL EQUIPMENT CORPORATION
Patent Owner
Stats
- 20 US PATENTS IN FORCE
- 0 US APPLICATIONS PENDING
- Sep 29, 2009 most recent publication
Details
- 20 Issued Patents
- 0 Issued in last 3 years
- 0 Published in last 3 years
- 5,835 Total Citation Count
- Oct 29, 1976 Earliest Filing
- 177 Expired/Abandoned/Withdrawn Patents
Patent Activity in the Last 10 Years
Technologies
Top Patents (by citation)
Upgrade to the Professional Level to View Top Patents for this Owner. Learn More |
Recent Publications
- No Recent Publications to Display
Recent Patents
Patent #
Title
Filing Date
Issue Date
Intl Class
6563837 Method and apparatus for providing work-conserving properties in a non-blocking switch with limited speedup independent of switch sizeFeb 10, 98May 13, 03[H04L]
6279078 Apparatus and method for synchronizing a cache mode in a dual controller, dual cache memory system operating in a plurality of cache modesJun 28, 96Aug 21, 01[G06F]
6260068 Method and apparatus for migrating resources in a multi-processor computer systemJun 10, 98Jul 10, 01[G06F]
6209065 Mechanism for optimizing generation of commit-signals in a distributed shared-memory systemOct 24, 97Mar 27, 01[G06F]
6185663 Computer method and apparatus for file system block allocation with multiple redoJun 15, 98Feb 06, 01[G06F]
Expired/Abandoned/Withdrawn Patents
Patent #
Title
Status
Filing Date
Issue/Pub Date
Intl Class
6618256 Guide system for a removable electronic device in a computer bayExpiredJun 10, 98Sep 09, 03[G06F]
6321349 Method and apparatus for developing and debugging portable computers via a peripheral interface slotExpiredJun 30, 98Nov 20, 01[G06F]
6240500 Method for dynamically placing procedures of a program in a memoryExpiredJun 08, 98May 29, 01[G06F]
6101570 Method and apparatus for fair bus arbitration in multiple initiator SCSI systemsExpiredJul 28, 98Aug 08, 00[G06F]
5986943 Semiconductor memory device for shortening the set up time and hold time of control signals in synchronous DRAMExpiredNov 22, 96Nov 16, 99[G11C]
5615382 Data transfer system for buffering and selectively manipulating the size of data blocks being transferred between a processor and a system bus of a computer systemExpiredJun 06, 95Mar 25, 97[G06F]
5594927 Apparatus and method for aligning data transferred via DMA using a barrel shifter and a buffer comprising of byte-wide, individually addressabe FIFO circuitsExpiredSep 15, 94Jan 14, 97[G06F]
5523603 Semiconductor device with reduced time-dependent dielectric failuresExpiredJun 07, 95Jun 04, 96[H01L]
5508822 Imaging system with multilevel dithering using single memoryExpiredOct 15, 92Apr 16, 96[H04N]
5500583 Methods for extending the cycle life of solid, secondary electrolytic cells during recharge of the electrolytic cellsExpiredAug 13, 93Mar 19, 96[H02J]
5498965 Driving point reference plane time domain reflectometry method for measuring characteristic impedanceExpiredDec 15, 93Mar 12, 96[G01R]
5494857 Chemical mechanical planarization of shallow trenches in semiconductor substratesExpiredJul 28, 93Feb 27, 96[H01L]
5495447 Method and apparatus using mapped redundancy to perform multiple large block memory array repairExpiredNov 18, 94Feb 27, 96[G11C]
5492858 Shallow trench isolation process for high aspect ratio trenchesExpiredApr 20, 94Feb 20, 96[H01L]
Top Inventors for This Owner
Upgrade to the Professional Level to View Top Inventors for this Owner. Learn More |
We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.