MAGMA DESIGN AUTOMATION, INC.
Patent Owner
Stats
- 50 US PATENTS IN FORCE
- 0 US APPLICATIONS PENDING
- Mar 26, 2013 most recent publication
Details
- 50 Issued Patents
- 0 Issued in last 3 years
- 0 Published in last 3 years
- 3,097 Total Citation Count
- May 19, 1989 Earliest Filing
- 28 Expired/Abandoned/Withdrawn Patents
Patent Activity in the Last 10 Years
Technologies
Intl Class
Technology
Matters
Rank in Class
Top Patents (by citation)
| Upgrade to the Professional Level to View Top Patents for this Owner. Learn More |
Recent Publications
- No Recent Publications to Display
Recent Patents
Expired/Abandoned/Withdrawn Patents
Patent #
Title
Status
Filing Date
Issue/Pub Date
Intl Class
2007/0266,359 Relative Floorplanning For Improved Integrated Circuit DesignAbandonedMay 14, 07Nov 15, 07[G06F]
2007/0136,709 Floorplanning A Hierarchical Physical Design To Improve Placement And RoutingAbandonedDec 08, 06Jun 14, 07[G06F]
2006/0112,357 Sensitivity-current-based model for equivalent waveform propagation in the presence of noise for static timing analysisAbandonedNov 01, 05May 25, 06[G06F]
2006/0053,396 Creating optimized physical implementations from high-level descriptions of electronic design using placement-based informationAbandonedNov 01, 05Mar 09, 06[G06F]
2005/0268,258 Rule-based design consultant and method for integrated circuit designAbandonedJun 01, 05Dec 01, 05[G06F]
2005/0268,269 Methods and systems for cross-probing in integrated circuit designAbandonedJun 01, 05Dec 01, 05[G06F]
6931610 Method for rapid estimation of wire delays and capacitances based on placement of cellsExpiredMay 12, 00Aug 16, 05[G06F]
6904581 System and method for placement of dummy metal fills while preserving device matching and/or limiting capacitance increaseExpiredMay 30, 02Jun 07, 05[G06F]
2005/0117,510 Cell Current ReConstruction Based on Cell Delay and Node Slew RateAbandonedFeb 07, 03Jun 02, 05[H04L]
6865721 Optimization of the top level in abutted-pin hierarchical physical designExpiredMar 22, 02Mar 08, 05[G06F]
6854093 Facilitating press operation in abutted-pin hierarchical physical designExpiredMar 22, 02Feb 08, 05[G06F]
2004/0153,277 Analytical parasitic constraints generation techniqueAbandonedJan 23, 04Aug 05, 04[G06F]
2004/0153,278 Signal flow driven circuit physical synthesis techniqueAbandonedJan 23, 04Aug 05, 04[G06F]
2004/0148,142 GPS (Global Peak current Searching) Algorithm based on Gate-Level Power AnalysisAbandonedFeb 07, 03Jul 29, 04[G06F]
6757874 Facilitating verification in abutted-pin hierarchical physical designExpiredMar 22, 02Jun 29, 04[G06F]
Top Inventors for This Owner
| Upgrade to the Professional Level to View Top Inventors for this Owner. Learn More |
We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.
