MENTOR GRAPHICS (HOLDING) LTD.

Patent Owner

Watch Compare Add to Portfolio

Stats

Details

Patent Activity in the Last 10 Years

Technologies

Intl Class Technology Matters Rank in Class
 
  
 
G06F ELECTRIC DIGITAL DATA PROCESSING 18429
 
  
 
H03K PULSE TECHNIQUE 9122
 
  
 
G01R MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES 1158
 
  
 
G04F TIME-INTERVAL MEASURING 118
 
  
 
G06G ANALOGUE COMPUTERS 152
 
  
 
G09G ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION 1150
 
  
 
H03L AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES 179

Top Patents (by citation)

Upgrade to the Professional Level to View Top Patents for this Owner. Learn More

Recent Publications

  • No Recent Publications to Display

Recent Patents

Patent # Title Filing Date Issue Date Intl Class
7823001 Latency adjustment between integrated circuit chipsOct 27, 06Oct 26, 10[H03L, H04L, G06F, G04F, G06G]
7693703 Configuration of reconfigurable interconnect portionsAug 01, 03Apr 06, 10[H03K, H01L, G06F]
7286976 Emulation of circuits with in-circuit memoryJun 10, 03Oct 23, 07[G06F]
7130788 Emulation components and system including distributed event monitoring, and testing of an IC design under emulationOct 30, 01Oct 31, 06[G06F]
7098688 Regionally time multiplexed emulation systemSep 24, 03Aug 29, 06[H03K]
7035787 Emulation components and system including distributed routing and configuration of emulation resourcesOct 30, 01Apr 25, 06[G06F]
6947882 Regionally time multiplexed emulation systemSep 24, 99Sep 20, 05[G06F]
6934674 Clock generation and distribution in an emulation systemSep 24, 99Aug 23, 05[G06F]
6876962 Method and apparatus for concurrent emulation of multiple circuit designs on an emulation systemOct 18, 02Apr 05, 05[G06F]
6717433 Reconfigurable integrated circuit with integrated debugging facilities and scalable programmable interconnectFeb 28, 02Apr 06, 04[H03K, G01R]

View all patents..

Expired/Abandoned/Withdrawn Patents

Patent # Title Status Filing Date Issue/Pub Date Intl Class
2004/0267,489 Data compaction and pin assignmentAbandonedJun 24, 03Dec 30, 04[G06F]
2004/0254,778 Reconfigurable logic element with input swappingAbandonedJun 12, 03Dec 16, 04[G06F]
2004/0225,489 Integrated self-testing of a reconfigurable interconnectAbandonedMay 05, 03Nov 11, 04[G06F]
2004/0178,820 Reconfigurable integrated circuit with integrated debugging facilities and scalable programmable interconnectAbandonedMar 23, 04Sep 16, 04[H03K]
5801995 Option setting circuit and an integrated circuit apparatus including the option setting circuitExpiredMay 12, 94Sep 01, 98[G11C]

Top Inventors for This Owner

Upgrade to the Professional Level to View Top Inventors for this Owner. Learn More

We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!

We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.