MICRON TECHNOLOGY, INC.

Patent Owner

Follow Compare

Stats

Details

Technologies

Intl Class Technology # of Patents Rank
 
 
H01L SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR 8406 1
 
 
G11C STATIC STORES 3797 1
 
 
G06F ELECTRIC DIGITAL DATA PROCESSING 1485 23
 
 
G01R MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES 632 3
 
 
H03K PULSE TECHNIQUE 434 8
 
 
B24B MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING 303 2
 
 
H05K PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS 287 11
 
 
C23C COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL 266 3
 
 
G03F PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR 259 10
 
 
H01J ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS 200 19
  • No Owners to Display

Top Patents (by citation)

Recent Publications

Publication # Title Filing Date Pub Date Intl Class
2014/0054,534 SELF-ALIGNED INTERCONNECTION FOR INTEGRATED CIRCUITS Aug 23, 12 Feb 27, 14 [H01L]
2014/0054,666 VERTICAL MEMORY CELL STRING WITH DIELECTRIC IN A PORTION OF THE BODY Aug 22, 12 Feb 27, 14 [H01L]
2014/0054,677 Arrays Comprising Vertically-Oriented Transistors, Integrated Circuitry Comprising A Conductive Line Buried In Silicon-Comprising Semiconductor Material, Methods Of Forming A Plurality Of Conductive Lines Buried In Silicon-Comprising Semiconductor Material, And Methods Of Forming An Array Comprising Vertically-Oriented Transistors Aug 21, 12 Feb 27, 14 [H01L]
2014/0054,678 N-type Field Effect Transistors, Arrays Comprising N-type Vertically-Oriented Transistors, Methods Of Forming An N-type Field Effect Transistor, And Methods Of Forming An Array Comprising Vertically-Oriented N-type Transistors Aug 21, 12 Feb 27, 14 [H01L]
2014/0054,709 Transistor Devices, Memory Cells, And Arrays Of Memory Cells Aug 27, 12 Feb 27, 14 [H01L]
2014/0054,718 Arrays of Vertically-Oriented Transistors, And Memory Arrays Including Vertically-Oriented Transistors Aug 27, 12 Feb 27, 14 [H01L]
2014/0054,736 METHOD AND APPARATUS FOR REDUCING SIGNAL LOSS IN A PHOTO DETECTOR Aug 21, 12 Feb 27, 14 [H01L]
2014/0054,745 MEMORY CELL SUPPORT LATTICE Aug 21, 12 Feb 27, 14 [H01L]
2014/0054,755 METHODS OF FORMING SEMICONDUCTOR DEVICE STRUCTURES, AND RELATED SEMICONDUCTOR DEVICE STRUCTURES Aug 21, 12 Feb 27, 14 [H01L]
2014/0054,777 SEMICONDUCTOR DEVICE WITH COPPER WIREBOND SITES AND METHODS OF MAKING SAME Oct 29, 13 Feb 27, 14 [H01L]
2014/0055,184 APPARATUSES, INTEGRATED CIRCUITS, AND METHODS FOR SYNCHRONIZING DATA SIGNALS WITH A COMMAND SIGNAL Aug 22, 12 Feb 27, 14 [H03L]
2014/0055,201 TECHNIQUES FOR SENSING A SEMICONDUCTOR MEMORY DEVICE Nov 04, 13 Feb 27, 14 [H03F]
2014/0056,049 MEMORY DEVICES HAVING DATA LINES INCLUDED IN TOP AND BOTTOM CONDUCTIVE LINES Aug 21, 12 Feb 27, 14 [G11C]
2014/0056,053 UNIPOLAR MEMORY DEVICES Aug 21, 12 Feb 27, 14 [G11C, H01L]
2014/0056,070 APPARATUSES AND METHODS INVOLVING ACCESSING DISTRIBUTED SUB-BLOCKS OF MEMORY CELLS Aug 21, 12 Feb 27, 14 [G11C]
2014/0056,089 SENSE AMPLIFIERS, MEMORIES, AND APPARATUSES AND METHODS FOR SENSING A DATA STATE OF A MEMORY CELL Oct 31, 13 Feb 27, 14 [G11C]
2014/0056,090 TECHNIQUES FOR REDUCING DISTURBANCE IN A SEMICONDUCTOR MEMORY DEVICE Nov 01, 13 Feb 27, 14 [G11C]
2014/0056,127 REDUNDANT SIGNAL TRANSMISSION Oct 28, 13 Feb 27, 14 [H04L]
2014/0057,398 Memory Cells, Memory Arrays, Methods Of Forming Memory Cells, And Methods Of Forming A Shared Doped Semiconductor Region Of A Vertically Oriented Thyristor And A Vertically Oriented Access Transistor Oct 30, 13 Feb 27, 14 [H01L]
2014/0057,402 Methods of Forming Memory Arrays and Semiconductor Constructions Aug 21, 12 Feb 27, 14 [H01L]
2014/0057,406 Integrated Circuitry Comprising Nonvolatile Memory Cells And Methods Of Forming A Nonvolatile Memory Cell Oct 30, 13 Feb 27, 14 [H01L]
2014/0059,251 STATE CHANGE IN SYSTEMS HAVING DEVICES COUPLED IN A CHAINED CONFIGURATION Sep 17, 13 Feb 27, 14 [G06F]
2014/0059,359 POWER MANAGEMENT Aug 21, 12 Feb 27, 14 [G06F]
2014/0048,691 AMBIENT INFRARED DETECTION IN SOLID STATE SENSORS Oct 25, 13 Feb 20, 14 [H01L]
2014/0048,763 FORMING RESISTIVE RANDOM ACCESS MEMORIES TOGETHER WITH FUSE ARRAYS Oct 29, 13 Feb 20, 14 [H01L]
2014/0048,943 Semiconductor Constructions, Methods of Forming Conductive Structures and Methods of Forming DRAM Cells Oct 25, 13 Feb 20, 14 [H01L]
2014/0048,953 SEMICONDUCTOR STRUCTURES INCLUDING SUB-RESOLUTION ALIGNMENT MARKS Oct 22, 13 Feb 20, 14 [H01L]
2014/0048,956 FORMING ARRAY CONTACTS IN SEMICONDUCTOR MEMORIES Oct 29, 13 Feb 20, 14 [H01L]
2014/0049,244 Reference Voltage Generation for Single-Ended Communication Channels Oct 21, 13 Feb 20, 14 [G05F]
2014/0049,305 FAST MEASUREMENT INITIALIZATION FOR MEMORY Oct 23, 13 Feb 20, 14 [H03L]
2014/0050,030 METHODS AND APPARATUSES INCLUDING A VARIABLE TERMINATION IMPEDANCE RATIO Oct 28, 13 Feb 20, 14 [G11C, H03K]
2014/0051,208 Memory Cells and Methods of Forming Memory Cells Oct 15, 13 Feb 20, 14 [H01L]
2014/0051,214 Floating Body Field-Effect Transistors, and Methods of Forming Floating Body Field-Effect Transistors Feb 07, 13 Feb 20, 14 [H01L]
2014/0051,251 Methods Of Forming a Pattern on a Substrate Oct 28, 13 Feb 20, 14 [H01L]
2014/0052,878 COMMAND INTERFACE SYSTEMS AND METHODS Oct 28, 13 Feb 20, 14 [G06F]
2014/0052,972 META PREDICTOR RESTORATION UPON DETECTING MISPREDICTION Oct 28, 13 Feb 20, 14 [G06F]
2014/0053,033 PROGRAMMING ERROR CORRECTION CODE INTO A SOLID STATE MEMORY DEVICE WITH VARYING BITS PER CELL Oct 17, 13 Feb 20, 14 [G11C, G06F]
2014/0053,040 MEMORY SYSTEM AND METHOD USING A MEMORY DEVICE DIE STACKED WITH A LOGIC DIE USING DATA ENCODING, AND SYSTEM USING THE MEMORY SYSTEM Sep 16, 13 Feb 20, 14 [G06F]
2014/0053,045 EXTENDED SINGLE-BIT ERROR CORRECTION AND MULTIPLE-BIT ERROR DETECTION Oct 21, 13 Feb 20, 14 [H03M]
2014/0042,484 SOLID STATE LIGHTING DEVICES WITH IMPROVED CONTACTS AND ASSOCIATED METHODS OF MAUFACTURING Oct 04, 13 Feb 13, 14 [H01L]
2014/0042,575 MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING MICROELECTRONIC DEVICES Oct 17, 13 Feb 13, 14 [H01L]
2014/0042,618 METHODS FOR FORMING A SEMICONDUCTOR STRUCTURE AND RELATED STRUCTURES Oct 17, 13 Feb 13, 14 [H01L]
2014/0043,506 METHOD, APPARATUS AND SYSTEM PROVIDING ADJUSTMENT OF PIXEL DEFECT MAP Oct 17, 13 Feb 13, 14 [H04N]
2014/0043,893 METHODS, DEVICES AND PROCESSES FOR MULTI-STATE PHASE CHANGE DEVICES Aug 07, 12 Feb 13, 14 [B44C, G11C, B32B, B05D, G05F]
2014/0043,894 MEMORY CELLS HAVING A PLURALITY OF RESISTANCE VARIABLE MATERIALS Aug 09, 12 Feb 13, 14 [G11C, H01L]
2014/0043,912 METHOD FOR KINK COMPENSATION IN A MEMORY Oct 03, 13 Feb 13, 14 [G11C]
2014/0043,919 APPARATUS AND METHOD FOR HIDDEN-REFRESH MODIFICATION Oct 15, 13 Feb 13, 14 [G11C]
2014/0044,220 Reference Voltage Generator for Single-Ended Communication Systems Oct 14, 13 Feb 13, 14 [H04L]
2014/0045,125 PROCESS OF SEMICONDUCTOR FABRICATION WITH MASK OVERLAY ON PITCH MULTIPLIED FEATURES AND ASSOCIATED STRUCTURES Oct 17, 13 Feb 13, 14 [H01L]
2014/0045,280 METHOD FOR PACKAGING CIRCUITS Oct 14, 13 Feb 13, 14 [H01L]
2014/0045,317 Methods Of Forming An Array Of Memory Cells, Methods Of Forming A Plurality Of Field Effect Transistors, Methods Of Forming Source/Drain Regions And Isolation Trenches, And Methods Of Forming A Series Of Spaced Trenches Into A Substrate Oct 15, 13 Feb 13, 14 [H01L]
2014/0047,283 APPARATUSES, SYSTEMS, DEVICES, AND METHODS OF REPLACING AT LEAST PARTIALLY NON-FUNCTIONAL PORTIONS OF MEMORY Oct 16, 13 Feb 13, 14 [G06F]
2014/0047,298 MEMORY DEVICES FACILITATING DIFFERING DEPTHS OF ERROR DETECTION AND/OR ERROR CORRECTION COVERAGE Oct 21, 13 Feb 13, 14 [G06F]
2014/0047,305 MEMORY SYSTEM AND METHOD USING ECC WITH FLAG BIT TO IDENTIFY MODIFIED DATA Oct 22, 13 Feb 13, 14 [H03M]
2014/0034,892 PHASE CHANGE MATERIAL GRADIENT STRUCTURES AND METHODS Aug 03, 12 Feb 06, 14 [H01L]
2014/0034,896 Nonvolatile Memory Cells And Methods Of Forming Nonvolatile Memory Cells Oct 08, 13 Feb 06, 14 [H01L]
2014/0035,015 APPARATUS RELATING TO A MEMORY CELL HAVING A FLOATING BODY Oct 01, 13 Feb 06, 14 [H01L]
2014/0035,021 Memory Devices Comprising Word Line Structures, At Least One Select Gate Structure, and a Plurality Of Doped Regions Oct 08, 13 Feb 06, 14 [H01L]
2014/0035,101 DIELECTRICS CONTAINING AT LEAST ONE OF A REFRACTORY METAL OR A NON-REFRACTORY METAL Oct 11, 13 Feb 06, 14 [H01L]
2014/0035,640 APPARATUSES AND METHODS FOR ALTERING A FORWARD PATH DELAY OF A SIGNAL PATH Oct 04, 13 Feb 06, 14 [H03L]
2014/0036,583 PHASE CHANGE MEMORY DEVICE Oct 07, 13 Feb 06, 14 [G11C]
2014/0036,584 CAPACITOR-LESS MEMORY CELL, DEVICE, SYSTEM AND METHOD OF MAKING SAME Oct 10, 13 Feb 06, 14 [G11C]
2014/0036,586 MEMORY DEVICE HAVING A DIFFERENT SOURCE LINE COUPLED TO EACH OF A PLURALITY OF LAYERS OF MEMORY CELL ARRAYS Sep 26, 13 Feb 06, 14 [G11C]
2014/0036,588 METHOD OF PROGRAMMING A MULTI-LEVEL MEMORY DEVICE Oct 04, 13 Feb 06, 14 [G11C]
2014/0036,589 MEMORY CELL STATE IN A VALLEY BETWEEN ADJACENT DATA STATES Aug 03, 12 Feb 06, 14 [G11C]
2014/0036,590 PARTIAL BLOCK MEMORY OPERATIONS Aug 01, 12 Feb 06, 14 [G11C]
2014/0037,527 Compositions of Matter, and Methods of Removing Silicon Dioxide Oct 04, 13 Feb 06, 14 [H01L]
2014/0038,331 SOLID STATE LIGHTING DEVICE WITH DIFFERENT ILLUMINATION PARAMETERS AT DIFFERENT REGIONS OF AN EMITTER ARRAY Oct 08, 13 Feb 06, 14 [H01L]
2014/0038,367 Method and Structure for Integrating Capacitor-less Memory Cell with Logic Oct 08, 13 Feb 06, 14 [H01L]
2014/0038,379 DUAL RESISTANCE HEATER FOR PHASE CHANGE DEVICES AND MANUFACTURING METHOD THEREOF Aug 19, 13 Feb 06, 14 [H01L]
2014/0038,401 RUTHENIUM FOR A DIELECTRIC CONTAINING A LANTHANIDE Oct 11, 13 Feb 06, 14 [H01L]
2014/0038,406 METHOD FOR FABRICATING A THROUGH WIRE INTERCONNECT (TWI) ON A SEMICONDUCTOR SUBSTRATE HAVING A BONDED CONNECTION AND AN ENCAPSULATING POLYMER LAYER Oct 10, 13 Feb 06, 14 [H01L]
2014/0038,416 SINGLE SPACER PROCESS FOR MULTIPLYING PITCH BY A FACTOR GREATER THAN TWO AND RELATED INTERMEDIATE IC STRUCTURES Oct 14, 13 Feb 06, 14 [H01L]
2014/0038,425 METHODS OF ELIMINATING PATTERN COLLAPSE ON PHOTORESIST PATTERNS Oct 02, 13 Feb 06, 14 [H01L]
2014/0040,507 CHAINED BUS METHOD AND DEVICE Oct 14, 13 Feb 06, 14 [G06F]
2014/0040,571 DATA INTERLEAVING MODULE Jul 31, 12 Feb 06, 14 [G06F]
2014/0040,696 SELF-TIMED ERROR CORRECTING CODE EVALUATION SYSTEM AND METHOD Oct 04, 13 Feb 06, 14 [G06F]
2014/0040,922 SYSTEM AND METHOD FOR CONFIGURING DRIVERS Oct 04, 13 Feb 06, 14 [G06F]

View all publication…

  • No Publications to Display

Recent Patents

Patent # Title Filing Date Issue Date Intl Class
8,657,597 Templates for use in imprint lithography and related intermediate template structures Jul 20, 10 Feb 25, 14 [A01J]
8,658,336 Methods of correcting for variation across substrates during photolithography Apr 30, 12 Feb 25, 14 [G03C]
8,659,002 Phase change memory elements using energy conversion layers, memory arrays and systems including same, and methods of making and using same Jul 19, 12 Feb 25, 14 [H01L]
8,659,064 Semiconductor barrier layer constructions, and methods of forming semiconductor barrier layer constructions Jul 19, 11 Feb 25, 14 [H01L]
8,659,075 Cross-point diode arrays and methods of manufacturing cross-point diode arrays Jan 28, 13 Feb 25, 14 [H01L]
8,659,153 Pillar on pad interconnect structures, semiconductor dice and die assemblies including such interconnect structures, and related methods Jul 16, 12 Feb 25, 14 [H01L]
8,659,319 Circuitry and method minimizing output switching noise through split-level signaling and bus division enabled by a third power supply Mar 15, 12 Feb 25, 14 [H03K]
8,659,948 Techniques for reading a memory cell with electrically floating body transistor Dec 23, 11 Feb 25, 14 [G11C]
8,659,956 Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and/or controlling same Nov 22, 11 Feb 25, 14 [G11C]
8,659,961 Memory repair systems and methods for a memory having redundant memory Sep 14, 12 Feb 25, 14 [G11C]
8,659,965 Sense amplifier having loop gain control Sep 14, 12 Feb 25, 14 [G11C]
8,659,970 Memory device power control Mar 16, 12 Feb 25, 14 [G11C]
8,661,192 Refresh algorithm for memories Dec 22, 10 Feb 25, 14 [G06F]
8,661,312 Error detection and correction scheme for a memory device Apr 05, 11 Feb 25, 14 [H03M]
8,652,903 Access transistor for memory device Mar 24, 10 Feb 18, 14 [H01L]
8,652,909 Methods of forming a nonvolatile memory cell and methods of forming an array of nonvolatile memory cells array of nonvolatile memory cells Jun 25, 12 Feb 18, 14 [H01L]
8,652,912 Methods of fabricating a transistor gate including cobalt silicide Dec 08, 06 Feb 18, 14 [H01L]
8,652,926 Methods of forming capacitors Jul 26, 12 Feb 18, 14 [H01L]
8,652,934 Semiconductor substrate for photonic and electronic structures and method of manufacture Dec 26, 12 Feb 18, 14 [H01L]
8,652,957 High-K gate dielectric oxide Sep 26, 11 Feb 18, 14 [H01L]
8,653,494 Integrated circuitry, methods of forming memory cells, and methods of patterning platinum-containing material Feb 28, 13 Feb 18, 14 [H01L]
8,653,495 Heating phase change material Apr 11, 05 Feb 18, 14 [H01L]
8,653,496 Memory cells Jul 24, 12 Feb 18, 14 [H01L]
8,653,573 Dielectric layers and memory cells including metal-doped alumina Jan 31, 11 Feb 18, 14 [H01L]
8,653,625 Interposer structure with embedded capacitor structure, and methods of making same Mar 14, 07 Feb 18, 14 [H01L]
8,653,675 Package including at least one topological feature on an encapsulant material to resist out-of-plane deformation Nov 30, 09 Feb 18, 14 [H01L]
8,654,563 Control and operation of non-volatile memory Aug 17, 12 Feb 18, 14 [G11C]
8,654,592 Memory devices with isolation structures Jun 12, 07 Feb 18, 14 [G11C]
8,655,927 Memory device, electronic system, and methods associated with modifying data and a file of a memory device Mar 09, 11 Feb 18, 14 [G06F]
8,656,069 Peripheral interface alert message for downstream device Dec 27, 12 Feb 18, 14 [G06F]
8,656,082 Flexible and expandable memory architectures Aug 05, 08 Feb 18, 14 [G06F]
8,656,092 Method for reading a multilevel cell in a non-volatile memory device Feb 08, 13 Feb 18, 14 [G06F]
8,646,969 Apparatus and methods for temperature calibration and sensing May 14, 12 Feb 11, 14 [G01K]
8,647,977 Methods of forming interconnects Aug 17, 11 Feb 11, 14 [H01L]
8,647,981 Methods of forming patterns, and methods of forming integrated circuitry Aug 31, 12 Feb 11, 14 [H01L]
8,647,982 Methods of forming interconnects in a semiconductor structure Mar 10, 09 Feb 11, 14 [H01L]
8,648,414 Semiconductor structures including bodies of semiconductor material, devices including such structures and related methods Jul 01, 11 Feb 11, 14 [H01L]
8,648,428 Memory cell array with semiconductor selection device for multiple memory cells Mar 15, 13 Feb 11, 14 [H01L]
8,648,619 Termination for complementary signals Nov 22, 11 Feb 11, 14 [H03K]
8,648,621 Counter operation in a state machine lattice Dec 15, 11 Feb 11, 14 [G06F]
8,648,635 Clock signal generators having a reduced power feedback clock path and methods for generating clocks Jul 18, 13 Feb 11, 14 [H03L]
8,649,207 Sensing resistance variable memory Sep 14, 12 Feb 11, 14 [G11C]

View all Patent…

  • No Patents to Display

Top Inventors for This Owner

We are sorry but your current selection exceeds the maximum number of follows () for this membership level. Upgrade to our Level for up to follows!

Owner Follow
MICRON TECHNOLOGY, INC.
CANCEL
UPGRADE MEMBERSHIP CANCEL

We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to comparisons!

UPGRADE MEMBERSHIP CANCEL