MICRON TECHNOLOGY, INC.
Patent Owner
Back to search resultsStats
- 59 18,599 total patents issued
- 8,895 Total Apps Published
- May 07, 2013 most recent publication
Details
- 18,599 Issued Patents
- 2,827 Issued in last 3 years
- 2,233 Published in last 3 years
- 256,109 Total Citation Count
- Jan 31, 1973 Earliest Filing
- 1,300 Expired/Abandoned/Withdrawn Patents
Technologies
Intl Class
Technology
# of Patents
Rank
Top Patents (by citation)
Patent #
Title
Filing Date
Issue Date
Intl Class
Cited #
5,128,831
High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vias
Oct 31, 91
Jul 07, 92
[H05K]
359
6,605,527
Reduced area intersection between electrode and programming element
Jun 30, 01
Aug 12, 03
[H01L]
348
5,240,552
Chemical mechanical planarization (CMP) of a semiconductor wafer using acoustical waves for in-situ end point detection
Dec 11, 91
Aug 31, 93
[H01L]
320
6,020,629
Stacked semiconductor package and method of fabrication
Jun 05, 98
Feb 01, 00
[H01L, H05K]
303
5,214,845
Method for producing high speed integrated circuits
May 11, 92
Jun 01, 93
[H01L, H05K]
299
5,229,331
Method to form self-aligned gate structures around cold cathode emitter tips using chemical mechanical polishing technology
Feb 14, 92
Jul 20, 93
[H01L]
280
5,483,741
Method for fabricating a self limiting silicon based interconnect for testing bare semiconductor dice
Nov 07, 94
Jan 16, 96
[H05K]
275
Recent Publications
Publication #
Title
Filing Date
Pub Date
Intl Class
2013/0105,755
METHODS OF FORMING SEMICONDUCTOR DEVICE STRUCTURES, AND RELATED STRUCTURES
Nov 02, 11
May 02, 13
[H01L]
2013/0105,948
PROCESS FOR IMPROVING CRITICAL DIMENSION UNIFORMITY OF INTEGRATED CIRCUIT ARRAYS
Dec 17, 12
May 02, 13
[H01L]
2013/0107,618
MODIFIED RESET STATE FOR ENHANCED READ MARGIN OF PHASE CHANGE MEMORY
Dec 18, 09
May 02, 13
[G11C]
2013/0107,620
METHODS AND APPARATUSES INCLUDING A SELECT TRANSISTOR HAVING A BODY REGION INCLUDING MONOCRYSTALLINE SEMICONDUCTOR MATERIAL AND/OR AT LEAST A PORTION OF ITS GATE LOCATED IN A SUBSTRATE
Oct 26, 11
May 02, 13
[G11C, H01L]
2013/0107,640
APPARATUSES, INTEGRATED CIRCUITS, AND METHODS FOR MEASURING LEAKAGE CURRENT
Oct 26, 11
May 02, 13
[G11C]
2013/0109,147
Methods of Forming Metal Oxide and Memory Cells
Oct 26, 11
May 02, 13
[C01D, C01G, C01F, H01L, C01B]
2013/0099,189
RESISTIVE MEMORY AND METHODS OF PROCESSING RESISTIVE MEMORY
Nov 30, 12
Apr 25, 13
[H01L]
2013/0099,818
METHODS AND APPARATUSES INCLUDING AN ADJUSTABLE TERMINATION IMPEDANCE RATIO
Oct 25, 11
Apr 25, 13
[H03K]
2013/0102,154
METHODS AND SYSTEMS FOR REMOVING MATERIALS FROM MICROFEATURE WORKPIECES WITH ORGANIC AND/OR NON-AQUEOUS ELECTROLYTIC MEDIA
Dec 11, 12
Apr 25, 13
[H01L]
2013/0103,863
ALIGNMENT OF INSTRUCTIONS AND REPLIES ACROSS MULTIPLE DEVICES IN A CASCADED SYSTEM, USING BUFFERS OF PROGRAMMABLE DEPTHS
Dec 11, 12
Apr 25, 13
[G06F]
Recent Patents
Patent #
Title
Filing Date
Issue Date
Intl Class
8,435,836
Interconnect structures for stacked dies, including penetrating structures for through-silicon vias, and associated systems and methods
Jan 14, 11
May 07, 13
[H01L]
8,435,886
Method and system for binding halide-based contaminants
Jul 03, 12
May 07, 13
[C23C, H01L]
8,435,889
, methods of forming field effect transistors, and methods of forming conductive contacts
Jul 13, 11
May 07, 13
[H01L]
8,435,904
Methods of uniformly removing silicon oxide and an intermediate semiconductor device
Aug 04, 10
May 07, 13
[H01L]
8,436,362
Solid state lighting devices with selected thermal expansion and/or surface characteristics, and associated methods
Aug 23, 10
May 07, 13
[H01L]
8,436,386
Solid state lighting devices having side reflectivity and associated methods of manufacture
Jun 03, 11
May 07, 13
[H01L]
8,436,478
Methods of fluxless micro-piercing of solder balls, and resulting devices
Jun 30, 10
May 07, 13
[H01L]
8,437,174
Memcapacitor devices, field effect transistor devices, non-volatile memory arrays, and methods of programming
Feb 15, 10
May 07, 13
[G11C]
8,437,186
Non-volatile memory with both single and multiple level cells
Jun 12, 12
May 07, 13
[G11C]
8,437,198
Method for discharging a voltage from a capacitance in a memory device
Aug 27, 12
May 07, 13
[G11C]
8,437,208
Redundant memory array for replacing memory sections of main memory
Mar 26, 12
May 07, 13
[G11C]
8,437,726
High speed, wide frequency-range, digital phase mixer and methods of operation
Mar 04, 11
May 07, 13
[H04B]
8,438,329
System and method for optimizing interconnections of components in a multichip memory module
Jan 07, 11
May 07, 13
[G06F]
8,431,456
Methods of forming high density structures and low density structures with a single photomask
May 31, 12
Apr 30, 13
[H01L]
8,431,458
Methods of forming a nonvolatile memory cell and methods of forming an array of nonvolatile memory cells
Dec 27, 10
Apr 30, 13
[H01L]
8,431,483
Methods of forming electrically conductive plugs and method of forming resistance variable elements
Mar 26, 07
Apr 30, 13
[H01L]
8,431,923
Semiconductor structure and semiconductor device including a diode structure and methods of forming same
Feb 07, 11
Apr 30, 13
[H01L]
8,431,961
Memory devices with a connecting region having a band gap lower than a band gap of a body region
Feb 03, 11
Apr 30, 13
[H01L]
8,431,980
Random access memory device utilizing a vertically oriented select transistor
Jul 12, 10
Apr 30, 13
[H01L]
8,432,202
Digital locked loops and methods with configurable operating parameters
May 30, 12
Apr 30, 13
[H03L]
8,432,738
Apparatus and method for reduced peak power consumption during common operation of multi-nand flash memory devices
Mar 03, 10
Apr 30, 13
[G11C]
8,432,743
Method and system for programming non-volatile memory cells based on programming of proximate memory cells
Dec 09, 11
Apr 30, 13
[G11C]
8,433,846
Methods and apparatus reading erase block management data in subsets of sectors having user data and control data sections
Feb 06, 12
Apr 30, 13
[G06F]
Top Inventors for This Owner
Inventor Name
Address
Patent #