NANOAMP SOLUTIONS, INC. (CAYMAN)

Patent Owner

Watch Compare Add to Portfolio

Stats

Details

Patent Activity in the Last 10 Years

Technologies

Intl Class Technology Matters Rank in Class
 
  
 
G11C STATIC STORES 2149
 
  
 
G01R MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES 1158
 
  
 
G06F ELECTRIC DIGITAL DATA PROCESSING 1446

Top Patents (by citation)

Upgrade to the Professional Level to View Top Patents for this Owner. Learn More

Recent Publications

  • No Recent Publications to Display

Recent Patents

Patent # Title Filing Date Issue Date Intl Class
6694448 SRAM row redundancyMar 05, 01Feb 17, 04[G06F, G01R]
6240029 Memory column redundancyApr 11, 00May 29, 01[G11C]
6167543 Memory test mode circuitApr 21, 98Dec 26, 00[G11C]

Expired/Abandoned/Withdrawn Patents

Patent # Title Status Filing Date Issue/Pub Date Intl Class
7069482 ROM error-correction controlExpiredAug 21, 00Jun 27, 06[G11C]
6981187 Test mode for a self-refreshed SRAM with DRAM memory cellsExpiredNov 06, 02Dec 27, 05[G11C]
6920528 Smart memoryExpiredJan 20, 04Jul 19, 05[G06F]
6771554 Access delay test circuit for self-refreshing DRAMExpiredSep 11, 02Aug 03, 04[G11C]
6757207 Refresh miss detect circuit for self-refreshing DRAMExpiredOct 11, 02Jun 29, 04[G11C]
6741515 DRAM with total self refresh and control circuitExpiredJun 18, 02May 25, 04[G11C]
6735142 Power-up control circuit with a power-saving mode of operationExpiredOct 01, 02May 11, 04[G11C]
6721210 Voltage boosting circuit for a low power semiconductor memoryExpiredAug 30, 02Apr 13, 04[G11C]
6713855 Dual die memoryExpiredDec 11, 01Mar 30, 04[H01L]
6681287 Smart memoryExpiredJul 02, 01Jan 20, 04[G06F]
6643216 Asynchronous queuing circuit for DRAM external RAS accessesExpiredAug 02, 02Nov 04, 03[G11C]
6593646 Dual die memoryExpiredJan 25, 02Jul 15, 03[H01L]
6559678 Node predisposition circuitExpiredDec 24, 01May 06, 03[H03K]
6355980 Dual die memoryExpiredJul 15, 99Mar 12, 02[H01L]
5963071 Frequency doubler with adjustable duty cycleExpiredJan 22, 98Oct 05, 99[H03K]
5942932 Circuit and method for preventing latch-up in a CMOS semiconductor deviceExpiredAug 26, 97Aug 24, 99[H03K]

Top Inventors for This Owner

Upgrade to the Professional Level to View Top Inventors for this Owner. Learn More

We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!

We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.