NEXGEN, INC.

Patent Owner

Watch Compare Add to Portfolio

Stats

Details

Patent Activity in the Last 10 Years

Technologies

Intl Class Technology Matters Rank in Class
 
  
 
G06F ELECTRIC DIGITAL DATA PROCESSING 9438
 
  
 
H03K PULSE TECHNIQUE 1130

Top Patents (by citation)

Upgrade to the Professional Level to View Top Patents for this Owner. Learn More

Recent Publications

  • No Recent Publications to Display

Recent Patents

Patent # Title Filing Date Issue Date Intl Class
5515518 Two-level branch prediction cacheJul 05, 94May 07, 96[G06F]
5479124 Slew rate controller for high speed busAug 20, 93Dec 26, 95[H03K]
5442757 Computer processor with distributed pipeline control that allows functional units to complete operations out of order while maintaining precise interruptsMar 03, 93Aug 15, 95[G06F]
5418736 Optimized binary adders and comparators for inputs having different widthsMar 11, 94May 23, 95[G06F]
5414820 Crossing transfers for maximizing the effective bandwidth in a dual-bus architectureMar 21, 94May 09, 95[G06F]
5394351 Optimized binary adder and comparator having an implicit constant for an inputMar 11, 94Feb 28, 95[G06F]
5388227 Transparent data bus sizingOct 07, 92Feb 07, 95[G06F]
5369748 Bus arbitration in a dual-bus architecture where one bus has relatively high latencyAug 23, 91Nov 29, 94[G06F]
5327547 Two-level branch prediction cacheSep 30, 92Jul 05, 94[G06F]
5163140 Two-level branch prediction cacheMar 02, 92Nov 10, 92[G06F]

Expired/Abandoned/Withdrawn Patents

Patent # Title Status Filing Date Issue/Pub Date Intl Class
5517440 Optimized binary adders and comparators for inputs having different widthsExpiredMay 02, 95May 14, 96[G06F]
5454117 Configurable branch prediction for a processor performing speculative executionExpiredAug 25, 93Sep 26, 95[G06F]
5230068 Cache memory system for dynamically altering single cache memory line as either branch target entry or pre-fetch instruction queue based upon instruction sequenceExpiredFeb 26, 90Jul 20, 93[G06F]
5226126 Processor having plurality of functional units for orderly retiring outstanding operations based upon its associated tagsExpiredFeb 21, 90Jul 06, 93[G06F]
5226130 Method and apparatus for store-into-instruction-stream detection and maintaining branch prediction cache consistencyExpiredFeb 26, 90Jul 06, 93[G06F]
5125093 Interrupt control for multiprocessor computer systemExpiredAug 14, 90Jun 23, 92[G06F]
5093778 Integrated single structure branch prediction cacheExpiredFeb 26, 90Mar 03, 92[G06F]

Top Inventors for This Owner

Upgrade to the Professional Level to View Top Inventors for this Owner. Learn More

We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!

We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.