RAMBUS INC.

Patent Owner

Compare
10Status Updates

Stats

Details

Technologies

Intl Class Technology # of Patents Rank
 
  
 
G06F ELECTRIC DIGITAL DATA PROCESSING 345113
 
  
 
G11C STATIC STORES 18038
 
  
 
H03K PULSE TECHNIQUE 10936
 
  
 
H04L TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION 9985
 
  
 
G01R MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES 6468
 
  
 
H01L SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR 62207
 
  
 
H04B TRANSMISSION 42126
 
  
 
H03L AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES 3937
 
  
 
H03H IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS 3329
 
  
 
H03M CODING, DECODING OR CODE CONVERSION, IN GENERAL 2475

Top Patents (by citation)

Upgrade to the Premium Level to View Top Patents for this Owner. Learn More

Recent Publications

Publication # Title Filing Date Pub Date Intl Class
2014/0104,935 SEMICONDUCTOR MEMORY SYSTEMS WITH ON-DIE DATA BUFFERINGSep 11, 13Apr 17, 14[G11C]
2014/0108,889 MEMORY SYSTEM FOR ERROR DETECTION AND CORRECTION COVERAGEMay 14, 12Apr 17, 14[G06F]
2014/0098,622 Memory Controller That Enforces Strobe-To-Strobe Timing OffsetDec 12, 13Apr 10, 14[G11C]
2014/0101,382 DATA BUFFER WITH A STROBE-BASED PRIMARY INTERFACE AND A STROBE-LESS SECONDARY INTERFACESep 16, 13Apr 10, 14[G06F]
2014/0082,234 COMMUNICATION VIA A MEMORY INTERFACEOct 27, 13Mar 20, 14[G06F]
2014/0070,854 INTEGRATED CIRCUIT COMPRISING FREQUENCY CHANGE DETECTION CIRCUITRYMar 15, 13Mar 13, 14[H03K]
2014/0071,329 RECONFIGURABLE OPTICAL DEVICE USING A TOTAL INTERNAL REFLECTION (TIR) OPTICAL SWITCHSep 06, 13Mar 13, 14[H04N, G02B]
2014/0075,237 MEMORY SYSTEM USING ASYMMETRIC SOURCE-SYNCHRONOUS CLOCKINGMay 08, 12Mar 13, 14[G06F]
2014/0062,549 DIGITAL PLL WITH DYNAMIC LOOP GAIN CONTROLAug 06, 13Mar 06, 14[H03L]
2014/0063,887 STACKED DRAM DEVICE AND METHOD OF MANUFACTUREMay 11, 12Mar 06, 14[G11C]

View all Publication..

Recent Patents

Patent # Title Filing Date Issue Date Intl Class
8,692,573 Signal lines with internal and external terminationDec 09, 11Apr 08, 14[H03K]
8,692,574 Methods and systems for reducing supply and termination noiseSep 01, 10Apr 08, 14[H03K]
8,693,556 Communication channel calibration for drift conditionsMar 18, 13Apr 08, 14[H04L]
8,688,399 Strobe-offset control circuitOct 19, 12Apr 01, 14[G01R]
8,680,903 Locked loop circuit with clock hold functionFeb 06, 12Mar 25, 14[H03L]
8,683,149 Reconfigurable memory controllerJul 14, 09Mar 25, 14[G06F]
8,674,477 Semiconductor package with embedded spiral inductorJul 05, 12Mar 18, 14[H01L]
8,674,768 Signaling system with low-power automatic gain controlJan 17, 12Mar 18, 14[H03G]
8,670,283 Controller to detect malfunctioning address of memory deviceApr 29, 13Mar 11, 14[G11C]
8,665,642 Pattern-sensitive coding of data for storage in multi-level memory cellsOct 08, 09Mar 04, 14[G11C]

View all patents..

Expired/Abandoned/Withdrawn Patents

Patent # Title Filing Date Issue/Pub Date Intl Class
2011/0119,425 DETACHABLE INTERCONNECT FOR CONFIGURABLE WIDTH MEMORY SYSTEMJun 30, 08May 19, 11[G06F]
2011/0066,792 Segmentation Of Flash Memory For Partial Volatile StorageFeb 04, 09Mar 17, 11[G06F]
7,881,151 Memory device having multiple power modesOct 29, 09Feb 01, 11[G11C]
2011/0002,577 Backside Reflection Optical DisplayJul 06, 10Jan 06, 11[G02F]
2010/0207,189 NON-VOLATILE MEMORY DEVICE WITH REDUCED WRITE-ERASE CYCLE TIMEMay 20, 08Aug 19, 10[H01L]
2010/0211,748 Memory System With Point-to-Point Request InterconnectApr 11, 08Aug 19, 10[G06F]
2010/0110,747 SEMICONDUCTOR MEMORY DEVICEJan 31, 07May 06, 10[G11C]
2010/0085,123 INJECTION-LOCKED CLOCK MULTIPLIEROct 09, 09Apr 08, 10[H03L]
2010/0066,450 High-Speed Low-Power Differential ReceiverFeb 11, 08Mar 18, 10[H03F, H03K]
7,626,248 Semiconductor package with a controlled impedance busFeb 14, 06Dec 01, 09[H01L]
7,620,116 Technique for determining an optimal transition-limiting code for use in a multi-level signaling systemSep 23, 03Nov 17, 09[H04L]
2009/0276,587 SELECTIVELY PERFORMING A SINGLE CYCLE WRITE OPERATION WITH ECC IN A DATA PROCESSING SYSTEMApr 30, 08Nov 05, 09[G06F]
7,599,239 Methods and systems for reducing heat flux in memory systemsFeb 02, 04Oct 06, 09[G11C]
2009/0201,397 Method and Apparatus for Detecting Camera Sensor Intensity SaturationNov 28, 08Aug 13, 09[H04N]
2009/0201,398 Method and Apparatus for Detecting Camera Sensor Intensity SaturationNov 28, 08Aug 13, 09[H04N]
2009/0201,404 Method and Apparatus for Detecting Camera Sensor Intensity SaturationNov 28, 08Aug 13, 09[H04N]
2009/0201,408 Method and Apparatus for Detecting Camera Sensor Intensity SaturationNov 28, 08Aug 13, 09[H04N]
2009/0195,669 Method and Apparatus for Detecting Camera Sensor Intensity SaturationNov 18, 08Aug 06, 09[H04N]
2009/0198,898 PARALLEL DATA PROCESSING APPARATUSJan 30, 09Aug 06, 09[G06F]
7,443,941 Method and system for phase offset cancellation in systems using multi-phase clocksJan 22, 04Oct 28, 08[H03L]

View all patents..

Top Inventors for This Owner

Upgrade to the Premium Level to View Top Inventors for this Owner. Learn More

We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!