RAMBUS INC.

Patent Owner

Follow Compare Add to Portfolio 16Status Updates

Stats

Details

Patent Activity in the Last 10 Years

Technologies

Intl Class Technology Matters Rank in Class
 
 
 
G06F ELECTRIC DIGITAL DATA PROCESSING 519128
 
 
 
G11C STATIC STORES 39227
 
 
 
H04L TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION 20596
 
 
 
H03K PULSE TECHNIQUE 16132
 
 
 
H01L SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR 91240
 
 
 
G01R MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES 7884
 
 
 
H04B TRANSMISSION 67121
 
 
 
H03L AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES 6527
 
 
 
H03H IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS 4430
 
 
 
H03M CODING, DECODING OR CODE CONVERSION, IN GENERAL 3869

Top Patents (by citation)

Upgrade to the Premium Level to View Top Patents for this Owner. Learn More

Recent Publications

Publication # Title Filing Date Pub Date Intl Class
2016/0182,260 Receiver with Offset CalibrationNov 16, 15Jun 23, 16[H04L, H04B]
2016/0169,667 Ultra-Miniature Wide-Angle Lensless CMOS Visual Edge LocalizerNov 24, 15Jun 16, 16[G02B, G01B]
2016/0170,103 Phase Gratings with Odd Symmetry for Optical SensingFeb 18, 16Jun 16, 16[H04N, G02B]
2016/0170,924 Memory with Alternative Command InterfacesFeb 23, 16Jun 16, 16[G06F]
2016/0172,271 Techniques for Interconnecting Stacked Dies Using Connection SitesFeb 09, 16Jun 16, 16[G06F, H01L]
2016/0172,397 Solid State Image Sensor with Low Capacitance Floating DiffusionDec 15, 15Jun 16, 16[H01L]
2016/0173,128 MEMORY CONTROLLER AND METHOD OF DATA BUS INVERSION USING AN ERROR DETECTION CORRECTION CODENov 14, 15Jun 16, 16[G06F, H03M]
2016/0161,552 Methods and Apparatus for Testing Inaccessible Interface Circuits in a Semiconductor DeviceNov 24, 15Jun 09, 16[G01R, G11C]
2016/0161,977 DRIFT DETECTION IN TIMING SIGNAL FORWARDED FROM MEMORY CONTROLLER TO MEMORY DEVICEDec 07, 15Jun 09, 16[G06F]
2016/0156,340 INTEGRATED CIRCUIT COMPRISING CIRCUITRY TO CHANGE A CLOCK SIGNAL FREQUENCY WHILE A DATA SIGNAL IS VALIDFeb 04, 16Jun 02, 16[G11C, H03K]

View all Publication..

Recent Patents

Patent # Title Filing Date Issue Date Intl Class
9,373,384 Integrated circuit device having programmable input capacitanceMar 18, 13Jun 21, 16[G11C, H03K]
9,367,248 Memory component with pattern register circuitry to provide data patterns for calibrationJun 22, 15Jun 14, 16[H04L, G11C, G06F]
9,368,164 Data independent periodic calibration using per-pin VREF correction technique for single-ended signalingNov 21, 13Jun 14, 16[G11C]
9,368,172 Read strobe gating mechanismDec 16, 14Jun 14, 16[G11C]
9,361,960 Configurable memory banks of a memory deviceAug 23, 10Jun 07, 16[G11C, G06F]
9,362,002 Stacked semiconductor deviceSep 18, 15Jun 07, 16[G11C, H01L]
9,362,006 Timing-drift calibrationDec 15, 14Jun 07, 16[G01R, G01D, G11C, G06F, H03L]
9,355,021 Cross-threaded memory systemJun 04, 13May 31, 16[G06F]
9,356,743 Method and apparatus for evaluating and optimizing a signaling systemJun 27, 14May 31, 16[G01R, H04L, G11C, G06F, H04B]
9,349,422 Supporting calibration for sub-rate operation in clocked memory systemsApr 15, 15May 24, 16[G11C, G06F]

View all patents..

Expired/Abandoned/Withdrawn Patents

Patent # Title Status Filing Date Issue/Pub Date Intl Class
2014/0314,406 Systems and Methods for Temperature Insensitive Photonic TransmissionABANNov 30, 12Oct 23, 14[H04J, H04B]
2014/0286,383 Selectable-tap EqualizerABANJan 01, 14Sep 25, 14[H04L, H04B]
2014/0219,008 Semiconductor Memory Device with Hierarchical BitlinesABANApr 04, 14Aug 07, 14[G11C]
2014/0071,329 RECONFIGURABLE OPTICAL DEVICE USING A TOTAL INTERNAL REFLECTION (TIR) OPTICAL SWITCHABANSep 06, 13Mar 13, 14[H04N, G02B]
2013/0346,822 ERROR DETECTION AND OFFSET CANCELLATION DURING MULTI-WIRE COMMUNICATIONABANJun 10, 13Dec 26, 13[H03M]
2013/0322,510 SIGNAL LINE ROUTING TO REDUCE CROSSTALK EFFECTSABANMay 13, 13Dec 05, 13[H04B]
2013/0290,494 SESSION MANAGEMENT FOR COMMUNICATION IN A HETEROGENEOUS NETWORKABANOct 20, 11Oct 31, 13[H04L]
2013/0250,657 System and Method for Writing Data to an RRAM CellABANMar 07, 13Sep 26, 13[G11C]
2013/0168,674 Methods and Systems for Repairing Interior Device Layers in Three-Dimensional Integrated CircuitsABANDec 19, 12Jul 04, 13[H01L]
2013/0148,437 THERMAL ANNEAL USING WORD-LINE HEATING ELEMENTABANDec 22, 12Jun 13, 13[G11C]
2013/0148,447 Reducing Power Consumption in a Memory SystemABANDec 06, 12Jun 13, 13[G11C]
2013/0132,704 MEMORY CONTROLLER AND METHOD FOR TUNED ADDRESS MAPPINGABANAug 29, 11May 23, 13[G06F]
2013/0072,171 ENHANCING MOBILE DEVICE COVERAGEABANSep 13, 12Mar 21, 13[H04W]
2013/0063,191 Methods and Circuits for Duty-Cycle CorrectionABANSep 12, 12Mar 14, 13[H03K, H03L]
2012/0306,568 REDUCING CROSSTALK BETWEEN MULTIPLE INTERCONNECTSABANJun 05, 12Dec 06, 12[H03K]
2012/0281,126 DIGITAL INTEGRATION SENSORABANApr 08, 12Nov 08, 12[H04N]
2012/0281,489 Low Power Memory DeviceABANMay 07, 12Nov 08, 12[G11C]
2012/0218,001 Techniques for Phase DetectionABANOct 31, 10Aug 30, 12[H03D]
2012/0215,952 Protocol for Transmission of Data Over a Communication LinkABANOct 11, 10Aug 23, 12[G06F]
2012/0201,089 INTEGRATED CIRCUIT DEVICE COMPRISES AN INTERFACE TO TRANSMIT A FIRST CODE, A STROBE SIGNAL AFTER A DELAY AND DATA TO A DYNAMIC RANDOM ACCESS MEMORY (DRAM)ABANApr 19, 12Aug 09, 12[G11C]

View all patents..

Top Inventors for This Owner

Upgrade to the Premium Level to View Top Inventors for this Owner. Learn More

We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!

We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.