RAMBUS INC.
Patent Owner
Stats
- 1,533 US PATENTS IN FORCE
- 29 US APPLICATIONS PENDING
- Mar 20, 2018 most recent publication
Details
- 1,533 Issued Patents
- 0 Issued in last 3 years
- 0 Published in last 3 years
- 64,801 Total Citation Count
- Aug 10, 1990 Earliest Filing
- 538 Expired/Abandoned/Withdrawn Patents
Patent Activity in the Last 10 Years
Technologies
Intl Class
Technology
Matters
Rank in Class
Top Patents (by citation)
| Upgrade to the Professional Level to View Top Patents for this Owner. Learn More |
Recent Publications
Publication #
Title
Filing Date
Pub Date
Intl Class
2018/0011,805 Memory controller that uses a specific timing reference signal in connection with a data brust following a specified idle periodApr 26, 17Jan 11, 18[G06F, G11C]
2018/0013,438 INTEGRATED CIRCUIT COMPRISING CIRCUITRY TO DETERMINE SETTINGS FOR AN INJECTION-LOCKED OSCILLATORJun 23, 17Jan 11, 18[H03L, H03K]
2017/0315,953 MEMORY SYSTEM WITH INDEPENDENTLY ADJUSTABLE CORE AND INTERFACE DATA RATESJun 16, 17Nov 02, 17[G06F]
2017/0285,957 MULTIPLE MEMORY RANK SYSTEM AND SELECTION METHOD THEREOFJun 21, 17Oct 05, 17[G06F, G11C]
2017/0214,515 Phase Control Block for Managing Multiple Clock Domains in Systems with Frequency OffsetsDec 05, 16Jul 27, 17[H03L, H04L]
2017/0186,478 Memory System Topologies Including A Buffer Device And An Integrated Circuit Memory DeviceDec 22, 16Jun 29, 17[G06F, G11C]
2017/0168,950 TECHNIQUES FOR STORING DATA AND TAGS IN DIFFERENT MEMORY ARRAYSDec 22, 16Jun 15, 17[G06F, G11C]
2017/0147,263 MEMORY BUFFERS AND MODULES SUPPORTING DYNAMIC POINT-TO-POINT CONNECTIONSOct 27, 16May 25, 17[G06F, G11C]
2017/0098,595 DISTRIBUTED ON-CHIP DECOUPLING APPARATUS AND METHOD USING PACKAGE INTERCONNECTOct 03, 16Apr 06, 17[H01L]
Recent Patents
Patent #
Title
Filing Date
Issue Date
Intl Class
9921751 Methods and systems for mapping a peripheral function onto a legacy memory interfaceJan 19, 16Mar 20, 18[G06F, G11C]
9923602 Configurable, power supply voltage referenced single-ended signaling with ESD protectionApr 25, 16Mar 20, 18[H04L, H04B, G06F, H02H]
9916877 Memory bandwidth aggregation using simultaneous access of stacked semiconductor memory dieNov 30, 15Mar 13, 18[H01L, G11C]
9912469 Phase control block for managing multiple clock domains in systems with frequency offsetsDec 05, 16Mar 06, 18[H03L, H04L]
Expired/Abandoned/Withdrawn Patents
Patent #
Title
Status
Filing Date
Issue/Pub Date
Intl Class
2017/0132,150 Memory Controller For Selective Rank Or Subrank AccessAbandonedOct 17, 16May 11, 17[G06F]
2017/0054,576 Receiver with Clock Recovery Circuit and Adaptive Sample and Equalizer TimingAbandonedSep 08, 16Feb 23, 17[H04L]
2016/0198,104 IMAGE SENSOR WITH A SPLIT-COUNTER ARCHITECTUREAbandonedOct 07, 15Jul 07, 16[H01L, H04N]
2015/0349,798 CONTROLLER THAT RECEIVES A CYCLIC REDUNDANCY CHECK (CRC) CODE FROM AN ELECTRICALLY ERASABLE PROGRAMMABLE MEMORY DEVICEAbandonedAug 11, 15Dec 03, 15[H03M, G06F]
2015/0331,732 MEMORY DEVICE HAVING STORAGE FOR AN ERROR CODE CORRECTION EVENT COUNTAbandonedMay 08, 15Nov 19, 15[G06F, G11C]
2014/0314,406 Systems and Methods for Temperature Insensitive Photonic TransmissionAbandonedNov 30, 12Oct 23, 14[H04B, H04J]
2014/0219,008 Semiconductor Memory Device with Hierarchical BitlinesAbandonedApr 04, 14Aug 07, 14[G11C]
2014/0098,589 REPLACEMENT OF A FAULTY MEMORY CELL WITH A SPARE CELL FOR A MEMORY CIRCUITAbandonedSep 14, 12Apr 10, 14[G11C]
2014/0071,329 RECONFIGURABLE OPTICAL DEVICE USING A TOTAL INTERNAL REFLECTION (TIR) OPTICAL SWITCHAbandonedSep 06, 13Mar 13, 14[H04N, G02B]
2014/0052,906 MEMORY CONTROLLER RESPONSIVE TO LATENCY-SENSITIVE APPLICATIONS AND MIXED-GRANULARITY ACCESS REQUESTSAbandonedAug 05, 13Feb 20, 14[G06F, G11C]
2013/0346,822 ERROR DETECTION AND OFFSET CANCELLATION DURING MULTI-WIRE COMMUNICATIONAbandonedJun 10, 13Dec 26, 13[H03M]
2013/0339,464 CONTACT AND IDENTITY MANAGEMENT IN A HETEROGENEOUS NETWORK WITH DISPARATE CLIENTSAbandonedDec 13, 11Dec 19, 13[H04L]
2013/0290,494 SESSION MANAGEMENT FOR COMMUNICATION IN A HETEROGENEOUS NETWORKAbandonedOct 20, 11Oct 31, 13[H04L]
8497544 Repairing defects in a nonvolatile semiconductor memory module utilizing a heating elementExpiredJun 01, 12Jul 30, 13[H01L]
Top Inventors for This Owner
| Upgrade to the Professional Level to View Top Inventors for this Owner. Learn More |
We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.
