RAMBUS INC.

Patent Owner

Watch Compare Add to Portfolio 10Status Updates

Stats

Details

Patent Activity in the Last 10 Years

Technologies

Intl Class Technology Matters Rank in Class
 
  
 
G06F ELECTRIC DIGITAL DATA PROCESSING 606115
 
  
 
G11C STATIC STORES 48823
 
  
 
H04L TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION 24595
 
  
 
H03K PULSE TECHNIQUE 17730
 
  
 
H01L SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR 109234
 
  
 
G01R MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES 8681
 
  
 
H03L AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES 8421
 
  
 
H04B TRANSMISSION 76129
 
  
 
H03H IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS 5223
 
  
 
H04N PICTORIAL COMMUNICATION, e.g. TELEVISION 47193

Top Patents (by citation)

Upgrade to the Premium Level to View Top Patents for this Owner. Learn More

Recent Publications

Publication # Title Filing Date Pub Date Intl Class
2017/0256,290 STACKED DRAM DEVICE AND METHOD OF MANUFACTUREMay 23, 17Sep 07, 17[G11C, H01L]
2017/0249,265 ASYMMETRIC-CHANNEL MEMORY SYSTEMMar 14, 17Aug 31, 17[G06F]
2017/0250,840 Serial Link Receiver with Improved Bandwidth and Accurate Eye MonitorFeb 21, 17Aug 31, 17[H04L, H03M]
2017/0229,190 TESTING THROUGH-SILICON-VIASDec 29, 16Aug 10, 17[G01R, G11C, H01L]
2017/0230,575 Systems and Methods for Improving Resolution in Lensless ImagingFeb 03, 17Aug 10, 17[H04N, G02B, G06T]
2017/0222,845 Multi-PAM Output Driver with Distortion CompensationJan 06, 17Aug 03, 17[H04L, G11C, G06F]
2017/0214,515 Phase Control Block for Managing Multiple Clock Domains in Systems with Frequency OffsetsDec 05, 16Jul 27, 17[H04L, H03L]
2017/0214,869 LOW-NOISE, HIGH DYNAMIC-RANGE IMAGE SENSORJul 23, 15Jul 27, 17[H04N]
2017/0205,871 USING DYNAMIC BURSTS TO SUPPORT FREQUENCY-AGILE MEMORY INTERFACESDec 23, 16Jul 20, 17[G06F]
2017/0206,168 METHODS AND APPARATUSES FOR ADDRESSING MEMORY CACHESDec 28, 16Jul 20, 17[G06F]

View all Publication..

Recent Patents

Patent # Title Filing Date Issue Date Intl Class
9753521 Chip-to-chip signaling link timing calibrationNov 24, 15Sep 05, 17[G11C, G06F]
9755819 Phase calibration of clock signalsJun 08, 16Sep 05, 17[H04L, H03L]
9746593 Patchwork Fresnel zone plates for lensless imagingAug 12, 14Aug 29, 17[H04N, G02B]
9747037 Extended-height DIMMNov 24, 15Aug 29, 17[G11C, G06F]
9747230 Memory rank and ODT configuration in a memory systemOct 14, 13Aug 29, 17[G11C, G06F]
9748960 Method and apparatus for source-synchronous signalingAug 11, 14Aug 29, 17[H04L, G11C, H03L]
9749160 Equalizing transmitter and method of operationAug 17, 15Aug 29, 17[H04L]
9741423 Methods and apparatus for synchronizing communication with a memory controllerSep 08, 16Aug 22, 17[G11C]
9741424 Memory controllerSep 20, 16Aug 22, 17[G11C, G06F]
9742602 High-speed signaling systems with adaptable pre-emphasis and equalizationMay 16, 13Aug 22, 17[H04L, H04W]

View all patents..

Expired/Abandoned/Withdrawn Patents

Patent # Title Status Filing Date Issue/Pub Date Intl Class
2016/0308,693 PARTIAL RESPONSE RECEIVERABANApr 06, 16Oct 20, 16[H04L]
2016/0198,104 IMAGE SENSOR WITH A SPLIT-COUNTER ARCHITECTUREABANOct 07, 15Jul 07, 16[H04N, H01L]
2016/0110,136 ISOLATED SHARED MEMORY ARCHITECTURE (iSMA)ABANDec 18, 15Apr 21, 16[G06F]
2015/0349,798 CONTROLLER THAT RECEIVES A CYCLIC REDUNDANCY CHECK (CRC) CODE FROM AN ELECTRICALLY ERASABLE PROGRAMMABLE MEMORY DEVICEABANAug 11, 15Dec 03, 15[G06F, H03M]
2015/0331,732 MEMORY DEVICE HAVING STORAGE FOR AN ERROR CODE CORRECTION EVENT COUNTABANMay 08, 15Nov 19, 15[G11C, G06F]
2014/0314,406 Systems and Methods for Temperature Insensitive Photonic TransmissionABANNov 30, 12Oct 23, 14[H04J, H04B]
2014/0286,383 Selectable-tap EqualizerABANJan 01, 14Sep 25, 14[H04L, H04B]
2014/0219,008 Semiconductor Memory Device with Hierarchical BitlinesABANApr 04, 14Aug 07, 14[G11C]
2014/0098,589 REPLACEMENT OF A FAULTY MEMORY CELL WITH A SPARE CELL FOR A MEMORY CIRCUITABANSep 14, 12Apr 10, 14[G11C]
2014/0071,329 RECONFIGURABLE OPTICAL DEVICE USING A TOTAL INTERNAL REFLECTION (TIR) OPTICAL SWITCHABANSep 06, 13Mar 13, 14[H04N, G02B]
2014/0052,906 MEMORY CONTROLLER RESPONSIVE TO LATENCY-SENSITIVE APPLICATIONS AND MIXED-GRANULARITY ACCESS REQUESTSABANAug 05, 13Feb 20, 14[G11C, G06F]
2013/0346,822 ERROR DETECTION AND OFFSET CANCELLATION DURING MULTI-WIRE COMMUNICATIONABANJun 10, 13Dec 26, 13[H03M]
2013/0339,464 CONTACT AND IDENTITY MANAGEMENT IN A HETEROGENEOUS NETWORK WITH DISPARATE CLIENTSABANDec 13, 11Dec 19, 13[H04L]
2013/0322,510 SIGNAL LINE ROUTING TO REDUCE CROSSTALK EFFECTSABANMay 13, 13Dec 05, 13[H04B]
2013/0290,494 SESSION MANAGEMENT FOR COMMUNICATION IN A HETEROGENEOUS NETWORKABANOct 20, 11Oct 31, 13[H04L]
2013/0250,657 System and Method for Writing Data to an RRAM CellABANMar 07, 13Sep 26, 13[G11C]
2013/0168,674 Methods and Systems for Repairing Interior Device Layers in Three-Dimensional Integrated CircuitsABANDec 19, 12Jul 04, 13[H01L]
2013/0148,437 THERMAL ANNEAL USING WORD-LINE HEATING ELEMENTABANDec 22, 12Jun 13, 13[G11C]
2013/0148,447 Reducing Power Consumption in a Memory SystemABANDec 06, 12Jun 13, 13[G11C]
2013/0132,704 MEMORY CONTROLLER AND METHOD FOR TUNED ADDRESS MAPPINGABANAug 29, 11May 23, 13[G06F]

View all patents..

Top Inventors for This Owner

Upgrade to the Premium Level to View Top Inventors for this Owner. Learn More

We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!

We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.