RAMBUS INC.

Patent Owner

Compare Create Portfolio
12Status Updates

Stats

Details

Patent Activity in the Last 10 Years

Technologies

Intl Class Technology Matters Rank in Class
 
 
 
G06F ELECTRIC DIGITAL DATA PROCESSING 435133
 
 
 
G11C STATIC STORES 29032
 
 
 
H04L TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION 16690
 
 
 
H03K PULSE TECHNIQUE 13536
 
 
 
H01L SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR 77243
 
 
 
G01R MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES 7082
 
 
 
H04B TRANSMISSION 60127
 
 
 
H03L AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES 5831
 
 
 
H03H IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS 4326
 
 
 
H03M CODING, DECODING OR CODE CONVERSION, IN GENERAL 2978

Top Patents (by citation)

Upgrade to the Premium Level to View Top Patents for this Owner. Learn More

Recent Publications

Publication # Title Filing Date Pub Date Intl Class
2015/0138,895 HIGH CAPACITY MEMORY SYSTEM USING STANDARD CONTROLLER COMPONENTDec 19, 14May 21, 15[G11C]
2015/0130,507 INTEGRATED CIRCUIT WITH CONFIGURABLE ON-DIE TERMINATIONJan 16, 15May 14, 15[H04L]
2015/0131,388 HIGH CAPACITY MEMORY SYSTEM USING STANDARD CONTROLLER COMPONENTNov 11, 14May 14, 15[G11C]
2015/0131,398 TIMING-DRIFT CALIBRATIONJan 20, 15May 14, 15[G11C]
2015/0108,656 STACKED DIE PACKAGEOct 14, 14Apr 23, 15[H01L]
2015/0103,479 LOAD REDUCED MEMORY MODULEOct 15, 14Apr 16, 15[G11C, G06F, H05K]
2015/0103,605 DRAM SENSE AMPLIFIER THAT SUPPORTS LOW MEMORY-CELL CAPACITANCEOct 03, 14Apr 16, 15[G11C]
2015/0103,607 DRIVER CIRCUITDec 17, 14Apr 16, 15[G11C]
2015/0103,610 PROTOCOL FOR MEMORY POWER-MODE CONTROLDec 17, 14Apr 16, 15[G11C]
2015/0103,876 PARTIAL RESPONSE DECISION FEEDBACK EQUALIZER WITH SELECTION CIRCUITRY HAVING HOLD STATEDec 18, 14Apr 16, 15[H04L]

View all Publication..

Recent Patents

Patent # Title Filing Date Issue Date Intl Class
9,035,677 High-speed low power stacked transceiverJun 11, 12May 19, 15[H04L, H03K]
9,036,065 Shared-counter image sensorApr 17, 13May 19, 15[H04N, H01L]
9,036,436 Supporting calibration for sub-rate operation in clocked memory systemsMay 03, 12May 19, 15[G11C, G06F]
9,036,764 Clock recovery circuitOct 09, 13May 19, 15[H04L, H03D]
9,037,836 Shared load-store unit to monitor network activity and external memory transaction status for thread switchingJan 11, 11May 19, 15[G06F]
9,037,949 Error correction in a memory deviceMar 18, 13May 19, 15[G11C, G06F]
9,025,409 Memory buffers and modules supporting dynamic point-to-point connectionsAug 03, 12May 05, 15[G11C, G06F]
9,025,678 Partial response receiverApr 30, 12May 05, 15[H04L, H04B]
9,020,053 Clocking architectures in high-speed signaling systemsSep 12, 12Apr 28, 15[H04K, H04L, G06F]
9,021,174 Interface for bridging out-of-band information from a downstream communication link to an upstream communication linkDec 10, 12Apr 28, 15[H04L, G06F]

View all patents..

Expired/Abandoned/Withdrawn Patents

Patent # Title Status Filing Date Issue/Pub Date Intl Class
2014/0219,008 Semiconductor Memory Device with Hierarchical BitlinesABANApr 04, 14Aug 07, 14[G11C]
2013/0346,822 ERROR DETECTION AND OFFSET CANCELLATION DURING MULTI-WIRE COMMUNICATIONABANJun 10, 13Dec 26, 13[H03M]
2013/0322,510 SIGNAL LINE ROUTING TO REDUCE CROSSTALK EFFECTSABANMay 13, 13Dec 05, 13[H04B]
2013/0250,657 System and Method for Writing Data to an RRAM CellABANMar 07, 13Sep 26, 13[G11C]
2013/0168,674 Methods and Systems for Repairing Interior Device Layers in Three-Dimensional Integrated CircuitsABANDec 19, 12Jul 04, 13[H01L]
2013/0148,437 THERMAL ANNEAL USING WORD-LINE HEATING ELEMENTABANDec 22, 12Jun 13, 13[G11C]
2013/0072,171 ENHANCING MOBILE DEVICE COVERAGEABANSep 13, 12Mar 21, 13[H04W]
2013/0063,191 Methods and Circuits for Duty-Cycle CorrectionABANSep 12, 12Mar 14, 13[H03K, H03L]
2013/0051,162 CODED DIFFERENTIAL INTERSYMBOL INTERFERENCE REDUCTIONABANMar 14, 11Feb 28, 13[G11C]
2012/0306,568 REDUCING CROSSTALK BETWEEN MULTIPLE INTERCONNECTSABANJun 05, 12Dec 06, 12[H03K]
2012/0281,126 DIGITAL INTEGRATION SENSORABANApr 08, 12Nov 08, 12[H04N]
2012/0281,489 Low Power Memory DeviceABANMay 07, 12Nov 08, 12[G11C]
2012/0218,001 Techniques for Phase DetectionABANOct 31, 10Aug 30, 12[H03D]
2012/0215,952 Protocol for Transmission of Data Over a Communication LinkABANOct 11, 10Aug 23, 12[G06F]
2012/0191,943 DYNAMIC PROTOCOL FOR COMMUNICATING COMMAND AND ADDRESS INFORMATIONABANAug 29, 10Jul 26, 12[G06F]
2012/0182,304 Scalable Unified Memory ArchitectureABANMar 26, 12Jul 19, 12[G06F]
2012/0184,242 Methods and Systems for Enhancing Wireless CoverageABANAug 31, 10Jul 19, 12[H04W]
2012/0139,638 Methods and Circuits for Controlling Amplifier Gain Over Process, Voltage, and TemperatureABANDec 02, 11Jun 07, 12[H03F]
2012/0013,361 Synthetic Pulse Generator for Reducing Supply NoiseABANJan 14, 10Jan 19, 12[H03K]
2012/0011,331 MEMORY SYSTEM, CONTROLLER AND DEVICE THAT SUPPORTS A MERGED MEMORY COMMAND PROTOCOLABANMar 10, 10Jan 12, 12[G06F]

View all patents..

Top Inventors for This Owner

Upgrade to the Premium Level to View Top Inventors for this Owner. Learn More

We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!

We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.