SPANSION ISRAEL LTD

Patent Owner

Watch Compare Add to Portfolio

Stats

Details

Patent Activity in the Last 10 Years

Technologies

Intl Class Technology Matters Rank in Class
 
 
 
G11C STATIC STORES 37114
 
 
 
H01L SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR 8354
 
 
 
G06F ELECTRIC DIGITAL DATA PROCESSING 2445
 
 
 
H02J CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY 1119
 
 
 
H03L AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES 179

Top Patents (by citation)

Upgrade to the Professional Level to View Top Patents for this Owner. Learn More

Recent Publications

  • No Recent Publications to Display

Recent Patents

Patent # Title Filing Date Issue Date Intl Class
8971129 NROM device with reduced power unitMar 18, 13Mar 03, 15[G11C]
8593881 Pre-charge sensing scheme for non-volatile memory (NVM)Nov 22, 11Nov 26, 13[G11C]
8400841 Device to program adjacent storage cells of different NROM cellsJun 15, 05Mar 19, 13[G11C]
8374045 Methods circuits devices and systems for operating an array of non-volatile memory cellsDec 07, 10Feb 12, 13[G11C]
8339102 System and method for regulating loading on an integrated circuit power supplyNov 15, 04Dec 25, 12[H02J]
8339865 Non binary flash array architecture and method of operationNov 03, 08Dec 25, 12[G11C]
8264884 Methods, circuits and systems for reading non-volatile memory cellsSep 16, 07Sep 11, 12[G11C]
8253452 Circuit and method for powering up an integrated circuit and an integrated circuit utilizing sameFeb 21, 06Aug 28, 12[H03L]
8208300 Non-volatile memory cell with injectorJan 08, 09Jun 26, 12[G11C]
8189397 Retention in NVM with top or bottom injectionJan 08, 09May 29, 12[G11C]

View all patents..

Expired/Abandoned/Withdrawn Patents

Patent # Title Status Filing Date Issue/Pub Date Intl Class
2012/0127,796 RETENTION IN NVM WITH TOP OR BOTTOM INJECTIONAbandonedFeb 02, 12May 24, 12[G11C]
2011/0057,241 FORMING SILICON TRENCH ISOLATION (STI) IN SEMICONDUCTOR DEVICES SELF-ALIGNED TO DIFFUSIONAbandonedOct 11, 10Mar 10, 11[H01L]
6490204 Programming and erasing methods for a reference cell of an NROM arrayExpiredApr 05, 01Dec 03, 02[G11C]

Top Inventors for This Owner

Upgrade to the Professional Level to View Top Inventors for this Owner. Learn More

We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!

We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.