STATS CHIPPAC LTD.

Patent Owner

Follow Compare Add to Portfolio

Stats

Details

Patent Activity in the Last 10 Years

Technologies

Intl Class Technology Matters Rank in Class
 
 
 
H01L SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR 95241
 
 
 
B81C PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICRO-STRUCTURAL DEVICES OR SYSTEMS 323
 
 
 
B81B MICRO-STRUCTURAL DEVICES OR SYSTEMS, e.g. MICRO-MECHANICAL DEVICES 227

Top Patents (by citation)

Upgrade to the Premium Level to View Top Patents for this Owner. Learn More

Recent Publications

Publication # Title Filing Date Pub Date Intl Class
2016/0300,797 Double-Sided Semiconductor Package and Dual-Mold Method of Making SameApr 01, 16Oct 13, 16[H01L]
2016/0300,817 Semiconductor Device and Method of Forming a Package In-Fan Out PackageMar 28, 16Oct 13, 16[H01L]
2016/0276,307 Semiconductor Device and Method of Forming POP Semiconductor Device with RDL Over Top PackageMar 17, 15Sep 22, 16[H01L]
2016/0233,168 Semiconductor Device and Method of Forming 3D Dual Side Die Embedded Build-Up Semiconductor PackageApr 15, 16Aug 11, 16[H01L]
2016/0214,857 Semiconductor Device and Method of Forming MEMS PackageJan 27, 16Jul 28, 16[B81C, B81B]
2016/0218,089 Semiconductor Device and Method of Forming WLCSP with Semiconductor Die Embedded Within Interconnect StructureApr 01, 16Jul 28, 16[H01L]
2016/0197,022 Semiconductor Device and Method of Forming Sacrificial Adhesive Over Contact Pads of Semiconductor DieMar 11, 16Jul 07, 16[H01L]
2016/0197,059 Semiconductor Device and Method of Forming Shielding Layer over Integrated Passive Device Using Conductive ChannelsMar 14, 16Jul 07, 16[H01L]
2016/0190,054 INTEGRATED CIRCUIT PACKAGING SYSTEM WITH INTERPOSER SUPPORT STRUCTURE MECHANISM AND METHOD OF MANUFACTURE THEREOFJul 06, 15Jun 30, 16[H01L]
2016/0190,056 INTEGRATED CIRCUIT PACKAGING SYSTEM WITH PACKAGE-ON-PACKAGE MECHANISM AND METHOD OF MANUFACTURE THEREOFDec 28, 15Jun 30, 16[H01L]

View all Publication..

Recent Patents

Patent # Title Filing Date Issue Date Intl Class
9,472,533 Semiconductor device and method of forming wire bondable fan-out EWLB packageNov 19, 14Oct 18, 16[H01L]
9,418,962 Semiconductor device and method of forming WLP with semiconductor die embedded within penetrable encapsulant between TSV interposersMay 12, 15Aug 16, 16[H01L]
9,385,066 Integrated circuit packaging system with molded laser via interposer and method of manufacture thereofMay 20, 14Jul 05, 16[H01L]
9,385,100 Integrated circuit packaging system with surface treatment and method of manufacture thereofMar 17, 15Jul 05, 16[H01L]
9,385,101 Semiconductor device and method of forming bump-on-lead interconnectionJun 19, 15Jul 05, 16[H01L]
9,379,064 Semiconductor device and method of mounting semiconductor die to heat spreader on temporary carrier and forming polymer layer and conductive layer over the dieApr 28, 15Jun 28, 16[H01L]
9,362,161 Semiconductor device and method of forming 3D dual side die embedded build-up semiconductor packageMar 20, 14Jun 07, 16[H01L]
9,355,983 Integrated circuit packaging system with interposer structure and method of manufacture thereofJun 27, 14May 31, 16[H01L]
9,355,993 Integrated circuit system with debonding adhesive and method of manufacture thereofJul 03, 15May 31, 16[H01L]
9,349,666 Integrated circuit packaging system with package stackingMar 31, 14May 24, 16[H01L]

View all patents..

Expired/Abandoned/Withdrawn Patents

Patent # Title Status Filing Date Issue/Pub Date Intl Class
8,900,920 Semiconductor device and method of forming interconnect structure for encapsulated die having pre-applied protective layerWithdrawnAug 11, 11Dec 02, 14[H01L, H05K]
2012/0326,324 INTEGRATED CIRCUIT PACKAGING SYSTEM WITH PACKAGE STACKING AND METHOD OF MANUFACTURE THEREOFABANJun 22, 11Dec 27, 12[H01L]
2012/0241,926 INTEGRATED CIRCUIT PACKAGING SYSTEM WITH LEVELING STANDOFF AND METHOD OF MANUFACTURE THEREOFABANMar 23, 11Sep 27, 12[H01L]
2012/0119,345 INTEGRATED CIRCUIT PACKAGING SYSTEM WITH DEVICE MOUNT AND METHOD OF MANUFACTURE THEREOFABANNov 15, 10May 17, 12[H01L]
2011/0316,163 INTEGRATED CIRCUIT PACKAGING SYSTEM WITH MOLDED INTERCONNECTS AND METHOD OF MANUFACTURE THEREOFABANJun 24, 10Dec 29, 11[H01L]
2011/0306,168 INTEGRATED CIRCUIT PACKAGE SYSTEM FOR PACKAGE STACKING AND METHOD OF MANUFACTURE THEREOFABANAug 24, 11Dec 15, 11[H01L]
2011/0291,264 INTEGRATED CIRCUIT PACKAGING SYSTEM WITH POSTS AND METHOD OF MANUFACTURE THEREOFABANJun 01, 10Dec 01, 11[H01L]
2011/0248,391 INTEGRATED CIRCUIT PACKAGE STACKING SYSTEM WITH LEAD OVERLAP AND METHOD OF MANUFACTURE THEREOFABANMay 18, 10Oct 13, 11[H01L]
2011/0108,966 INTEGRATED CIRCUIT PACKAGING SYSTEM WITH CONCAVE TRENCHES AND METHOD OF MANUFACTURE THEREOFABANMar 23, 10May 12, 11[H01L]
2011/0062,599 INTEGRATED CIRCUIT PACKAGING SYSTEM WITH PACKAGE STACKING AND METHOD OF MANUFACTURE THEREOFABANSep 17, 09Mar 17, 11[H01L]
2010/0320,591 INTEGRATED CIRCUIT PACKAGING SYSTEM WITH CONTACT PADS AND METHOD OF MANUFACTURE THEREOFABANJun 19, 09Dec 23, 10[H01L]
2010/0133,534 INTEGRATED CIRCUIT PACKAGING SYSTEM WITH INTERPOSER AND FLIP CHIP AND METHOD OF MANUFACTURE THEREOFABANDec 03, 08Jun 03, 10[H01L]
2010/0123,230 INTEGRATED CIRCUIT PACKAGING SYSTEM HAVING BUMPED LEAD AND METHOD OF MANUFACTURE THEREOFABANNov 20, 08May 20, 10[H01L]
2010/0078,831 INTEGRATED CIRCUIT PACKAGE SYSTEM WITH SINGULATION PROCESSABANSep 26, 08Apr 01, 10[H01L]
2009/0243,068 INTEGRATED CIRCUIT PACKAGE SYSTEM WITH NON-SYMMETRICAL SUPPORT STRUCTURESABANMar 26, 08Oct 01, 09[H01L]
2009/0191,029 SYSTEM FOR HANDLING SEMICONDUCTOR DIESABANJan 30, 08Jul 30, 09[H01L]
2009/0152,740 INTEGRATED CIRCUIT PACKAGE SYSTEM WITH FLIP CHIPABANDec 17, 07Jun 18, 09[H01L]
2009/0140,408 INTEGRATED CIRCUIT PACKAGE-ON-PACKAGE SYSTEM WITH STACKING VIA INTERCONNECTABANNov 30, 07Jun 04, 09[H01L]
2009/0127,715 MOUNTABLE INTEGRATED CIRCUIT PACKAGE SYSTEM WITH PROTRUSIONABANNov 15, 07May 21, 09[H01L]
2009/0001,549 INTEGRATED CIRCUIT PACKAGE SYSTEM WITH SYMMETRIC PACKAGINGABANJun 29, 07Jan 01, 09[H01L]

View all patents..

Top Inventors for This Owner

Upgrade to the Premium Level to View Top Inventors for this Owner. Learn More

We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!

We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.