STATS CHIPPAC LTD.

Patent Owner

Compare Create Portfolio
10Status Updates

Stats

Details

Technologies

Intl Class Technology # of Patents/ App Rank in Class
 
 
 
H01L SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR 146727
 
 
 
H05K PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS 3294
 
 
 
H03H IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS 1249
 
 
 
H01R ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS 7115
 
 
 
B23K SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM 671
 
 
 
G01R MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES 5137
 
 
 
B32B LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM4147
 
 
 
H01F MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES 365
 
 
 
H01P WAVEGUIDES; RESONATORS, LINES OR OTHER DEVICES OF THE WAVEGUIDE TYPE 350
 
 
 
B24B MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING 160

Top Patents (by citation)

Upgrade to the Premium Level to View Top Patents for this Owner. Learn More

Recent Publications

Publication # Title Filing Date Pub Date Intl Class
2014/0300,002 Semiconductor Device and Method of Forming Conductive Vias Using Backside Via Reveal and Selective PassivationMar 21, 14Oct 09, 14[H01L]
2014/0295,618 Methods of Manufacturing Flip Chip Semiconductor Packages Using Double-Sided Thermal Compression BondingMar 29, 13Oct 02, 14[H01L]
2014/0284,788 SEMICONDUCTOR DEVICE AND METHOD OF FORMING PIP WITH INNER KNOWN GOOD DIE INTERCONNECTED WITH CONDUCTIVE BUMPSSep 07, 12Sep 25, 14[H01L]
2014/0284,791 CORELESS INTEGRATED CIRCUIT PACKAGING SYSTEM AND METHOD OF MANUFACTURE THEREOFMar 15, 14Sep 25, 14[H01L]
2014/0264,736 Semiconductor Device and Method of Forming an Inductor on Polymer Matrix Composite SubstrateMay 28, 14Sep 18, 14[H01L]
2014/0264,786 Semiconductor Device Including RDL Along Sloped Side Surface of Semiconductor Die for Z-Direction InterconnectJun 01, 14Sep 18, 14[H01L]
2014/0264,817 Semiconductor Device and Method of Using Partial Wafer Singulation for Improved Wafer Level Embedded System in PackageMar 13, 13Sep 18, 14[H01L]
2014/0264,850 Semiconductor Device and Method of Forming a Dual UBM Structure for Lead Free Bump ConnectionsMay 12, 14Sep 18, 14[H01L]
2014/0264,851 Semiconductor Device and Method of Forming UBM Structure on Back Surface of TSV Semiconductor WaferMay 28, 14Sep 18, 14[H01L]
2014/0264,905 Semiconductor Device and Method of Forming WLCSP with Semiconductor Die Embedded within Interconnect StructureMar 13, 13Sep 18, 14[H01L]

View all Publication..

Recent Patents

Patent # Title Filing Date Issue Date Intl Class
8,866,248 Semiconductor device with optical sensor and method of forming interconnect structure on front and backside of the deviceNov 08, 10Oct 21, 14[H01L]
8,866,275 Leadframe interposer over semiconductor die and TSV substrate for vertical electrical interconnectFeb 13, 13Oct 21, 14[H01L]
8,866,294 Semiconductor device and method of embedding bumps formed on semiconductor die into penetrable adhesive layer to reduce die shifting during encapsulationJun 28, 12Oct 21, 14[H01L]
8,859,342 Integrated circuit packaging system with substrate mold gate and method of manufacture thereofDec 14, 11Oct 14, 14[H01L]
8,861,221 Integrated circuit packaging system with a shield and method of manufacture thereofSep 24, 10Oct 14, 14[H01L, H05K]
8,852,986 Integrated circuit package system employing resilient member mold system technologyMay 16, 07Oct 07, 14[H01L]
8,853,001 Semiconductor device and method of forming pad layout for flipchip semiconductor dieDec 03, 10Oct 07, 14[H01L]
8,853,855 Integrated circuit packaging system with conductive pillars and molded cavities and method of manufacture thereofMar 16, 12Oct 07, 14[H01L]
8,846,454 Semiconductor device and method of forming interconnect structure for encapsulated die having pre-applied protective layerJul 23, 12Sep 30, 14[H01L, H05K]
8,847,413 Integrated circuit package system with leads having multiple sides exposedJan 15, 08Sep 30, 14[H01L]

View all patents..

Expired/Abandoned/Withdrawn Patents

Patent # Title Filing Date Issue/Pub Date Intl Class
2013/0249,076 Semiconductor Device and Method of Forming Duplex Plated Bump-On-Lead Pad Over Substrate for Finer Pitch Between Adjacent TracesMar 20, 12Sep 26, 13[H01L]
2012/0273,937 Semiconductor Device and Method of Forming Bump Interconnect Structure with Conductive Layer Over Buffer LayerApr 30, 11Nov 01, 12[H01L]
2011/0316,163 INTEGRATED CIRCUIT PACKAGING SYSTEM WITH MOLDED INTERCONNECTS AND METHOD OF MANUFACTURE THEREOFJun 24, 10Dec 29, 11[H01L]
2011/0306,168 INTEGRATED CIRCUIT PACKAGE SYSTEM FOR PACKAGE STACKING AND METHOD OF MANUFACTURE THEREOFAug 24, 11Dec 15, 11[H01L]
2011/0291,264 INTEGRATED CIRCUIT PACKAGING SYSTEM WITH POSTS AND METHOD OF MANUFACTURE THEREOFJun 01, 10Dec 01, 11[H01L]
2011/0108,966 INTEGRATED CIRCUIT PACKAGING SYSTEM WITH CONCAVE TRENCHES AND METHOD OF MANUFACTURE THEREOFMar 23, 10May 12, 11[H01L]
2010/0327,406 Semiconductor Device and Method of Forming Inductor Over Insulating Material Filled Trench In SubstrateJun 26, 09Dec 30, 10[H01L]
2010/0320,591 INTEGRATED CIRCUIT PACKAGING SYSTEM WITH CONTACT PADS AND METHOD OF MANUFACTURE THEREOFJun 19, 09Dec 23, 10[H01L]
2010/0123,230 INTEGRATED CIRCUIT PACKAGING SYSTEM HAVING BUMPED LEAD AND METHOD OF MANUFACTURE THEREOFNov 20, 08May 20, 10[H01L]
2009/0250,814 Flip Chip Interconnection Structure Having Void-Free Fine Pitch and Method ThereofApr 03, 08Oct 08, 09[H01L]
2009/0243,068 INTEGRATED CIRCUIT PACKAGE SYSTEM WITH NON-SYMMETRICAL SUPPORT STRUCTURESMar 26, 08Oct 01, 09[H01L]
2009/0233,436 Semiconductor Device Having High-Density Interconnect Array with Core Pillars Formed With OSP CoatingMar 12, 08Sep 17, 09[H01L]
2009/0191,029 SYSTEM FOR HANDLING SEMICONDUCTOR DIESJan 30, 08Jul 30, 09[H01L]
2009/0170,241 Semiconductor Device and Method of Forming the Device Using Sacrificial CarrierDec 26, 07Jul 02, 09[H01L]
2009/0152,740 INTEGRATED CIRCUIT PACKAGE SYSTEM WITH FLIP CHIPDec 17, 07Jun 18, 09[H01L]
2009/0140,408 INTEGRATED CIRCUIT PACKAGE-ON-PACKAGE SYSTEM WITH STACKING VIA INTERCONNECTNov 30, 07Jun 04, 09[H01L]
2009/0127,715 MOUNTABLE INTEGRATED CIRCUIT PACKAGE SYSTEM WITH PROTRUSIONNov 15, 07May 21, 09[H01L]
2009/0001,549 INTEGRATED CIRCUIT PACKAGE SYSTEM WITH SYMMETRIC PACKAGINGJun 29, 07Jan 01, 09[H01L]
2008/0315,374 INTEGRATED CIRCUIT PACKAGE-IN-PACKAGE SYSTEM WITH MAGNETIC FILMJun 25, 07Dec 25, 08[H01L]
2008/0308,933 INTEGRATED CIRCUIT PACKAGE SYSTEM WITH DIFFERENT CONNECTION STRUCTURESJun 14, 07Dec 18, 08[H01L]

View all patents..

Top Inventors for This Owner

Upgrade to the Premium Level to View Top Inventors for this Owner. Learn More

We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!

We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.