STATS ChipPAC, Ltd.

Patent Owner

Follow Compare Add to Portfolio 13Status Updates

Stats

Details

Patent Activity in the Last 10 Years

Technologies

Intl Class Technology Matters Rank in Class
 
 
 
H01L SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR 164424
 
 
 
H05K PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS 5392
 
 
 
G01R MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES 15137
 
 
 
H03H IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS 1355
 
 
 
H01R ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS 9123
 
 
 
B23K SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM 581
 
 
 
B32B LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM4148
 
 
 
H01F MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES 473
 
 
 
H01P WAVEGUIDES; RESONATORS, LINES OR OTHER DEVICES OF THE WAVEGUIDE TYPE 451
 
 
 
B08B CLEANING IN GENERAL; PREVENTION OF FOULING IN GENERAL 252

Top Patents (by citation)

Upgrade to the Premium Level to View Top Patents for this Owner. Learn More

Recent Publications

Publication # Title Filing Date Pub Date Intl Class
2016/0104,681 Semiconductor Device and Method of Forming Prefabricated Heat Spreader Frame with Embedded Semiconductor DieDec 18, 15Apr 14, 16[H01L]
2016/0104,731 Semiconductor Device and Method of Forming EWLB Semiconductor Package with Vertical Interconnect Structure and Cavity RegionDec 18, 15Apr 14, 16[B81C, H01L]
2016/0071,813 Semiconductor Device and Method of Self-Confinement of Conductive Bump Material During Reflow Without Solder MaskNov 09, 15Mar 10, 16[H01L]
2016/0043,047 Semiconductor Device and Method of Forming Double-Sided Fan-Out Wafer Level PackageJul 31, 15Feb 11, 16[H01L]
2016/0013,148 Semiconductor Device and Method of Forming Wafer-Level Interconnect Structures with Advanced Dielectric CharacteristicsSep 22, 15Jan 14, 16[H01L]
2015/0380,310 Semiconductor Device and Method of Forming Conductive Vias by Direct Via Reveal with Organic PassivationJun 26, 14Dec 31, 15[H01L]
2015/0380,339 Semiconductor Device and Method of Forming Conductive Vias by Backside Via Reveal with CMPJun 26, 14Dec 31, 15[H01L]
2015/0364,394 Method for Building Up a Fan-Out RDL Structure with Fine Pitch Line-Width and Line-SpacingJun 16, 14Dec 17, 15[H01L]
2015/0364,430 Semiconductor Device and Method of Forming a Dampening Structure to Improve Board Level ReliabilityJun 16, 14Dec 17, 15[H01L]
2015/0357,274 Semiconductor Die and Method of Forming FO-WLCSP Vertical Interconnect Using TSV and TMVAug 21, 15Dec 10, 15[H01L]

View all Publication..

Recent Patents

Patent # Title Filing Date Issue Date Intl Class
9,318,380 Semiconductor device and method of forming stacked semiconductor die and conductive interconnect structure through an encapsulantJul 14, 14Apr 19, 16[H01L]
9,318,403 Integrated circuit packaging system with magnetic film and method of manufacture thereofAug 16, 11Apr 19, 16[H01L]
9,318,404 Semiconductor device and method of forming stress relieving vias for improved fan-out WLCSP packageFeb 05, 13Apr 19, 16[H01L]
9,318,441 Semiconductor device and method of forming sacrificial adhesive over contact pads of semiconductor dieJun 04, 10Apr 19, 16[H01L]
9,312,150 Semiconductor device and method of forming a metallurgical interconnection between a chip and a substrate in a flip chip packageOct 07, 11Apr 12, 16[H01L]
9,312,194 Integrated circuit packaging system with terminals and method of manufacture thereofMar 20, 12Apr 12, 16[H01L]
9,312,218 Semiconductor device and method of forming leadframe with conductive bodies for vertical electrical interconnect of semiconductor dieMay 12, 11Apr 12, 16[H01L]
9,305,809 Integrated circuit packaging system with coreless substrate and method of manufacture thereofJun 26, 14Apr 05, 16[H01L]
9,305,854 Semiconductor device and method of forming RDL using UV-cured conductive ink over wafer level packageMar 12, 13Apr 05, 16[H01L]
9,305,873 Integrated circuit packaging system with electrical interface and method of manufacture thereofApr 16, 14Apr 05, 16[H01L]
9,305,897 Semiconductor package and method of mounting semiconductor die to opposite sides of TSV substrateDec 23, 13Apr 05, 16[H01L, H05K]

View all patents..

Expired/Abandoned/Withdrawn Patents

Patent # Title Status Filing Date Issue/Pub Date Intl Class
8,900,920 Semiconductor device and method of forming interconnect structure for encapsulated die having pre-applied protective layerWithdrawnAug 11, 11Dec 02, 14[H01L, H05K]
2013/0249,076 Semiconductor Device and Method of Forming Duplex Plated Bump-On-Lead Pad Over Substrate for Finer Pitch Between Adjacent TracesABANMar 20, 12Sep 26, 13[H01L]
2013/0001,762 Semiconductor Device and Method of Using Leadframe Bodies to Form Openings Through Encapsulant for Vertical Interconnect of Semiconductor DieABANSep 10, 12Jan 03, 13[H01L]
2012/0273,937 Semiconductor Device and Method of Forming Bump Interconnect Structure with Conductive Layer Over Buffer LayerABANApr 30, 11Nov 01, 12[H01L]
2012/0217,634 Semiconductor Device and Method of Forming the Device Using Sacrificial CarrierABANMar 02, 11Aug 30, 12[H01L]
2012/0211,881 Semiconductor Device and Method of Protecting Passivation Layer in a Solder Bump ProcessABANApr 20, 10Aug 23, 12[H01L]
2011/0316,163 INTEGRATED CIRCUIT PACKAGING SYSTEM WITH MOLDED INTERCONNECTS AND METHOD OF MANUFACTURE THEREOFABANJun 24, 10Dec 29, 11[H01L]
2011/0306,168 INTEGRATED CIRCUIT PACKAGE SYSTEM FOR PACKAGE STACKING AND METHOD OF MANUFACTURE THEREOFABANAug 24, 11Dec 15, 11[H01L]
2011/0291,264 INTEGRATED CIRCUIT PACKAGING SYSTEM WITH POSTS AND METHOD OF MANUFACTURE THEREOFABANJun 01, 10Dec 01, 11[H01L]
2011/0204,472 Semiconductor Device and Method of Forming 3D Inductor from Prefabricated Pillar FrameABANApr 30, 11Aug 25, 11[H01L]
2011/0108,966 INTEGRATED CIRCUIT PACKAGING SYSTEM WITH CONCAVE TRENCHES AND METHOD OF MANUFACTURE THEREOFABANMar 23, 10May 12, 11[H01L]
2011/0062,599 INTEGRATED CIRCUIT PACKAGING SYSTEM WITH PACKAGE STACKING AND METHOD OF MANUFACTURE THEREOFABANSep 17, 09Mar 17, 11[H01L]
2011/0024,890 Stackable Package By Using Internal Stacking ModulesABANSep 15, 10Feb 03, 11[H01L]
2011/0014,746 Semiconductor Device and Method of Forming Conductive TSV in Peripheral Region of Die Prior to Wafer SingulatonABANJul 17, 09Jan 20, 11[H01L]
2010/0327,406 Semiconductor Device and Method of Forming Inductor Over Insulating Material Filled Trench In SubstrateABANJun 26, 09Dec 30, 10[H01L]
2010/0320,591 INTEGRATED CIRCUIT PACKAGING SYSTEM WITH CONTACT PADS AND METHOD OF MANUFACTURE THEREOFABANJun 19, 09Dec 23, 10[H01L]
2010/0133,534 INTEGRATED CIRCUIT PACKAGING SYSTEM WITH INTERPOSER AND FLIP CHIP AND METHOD OF MANUFACTURE THEREOFABANDec 03, 08Jun 03, 10[H01L]
2010/0123,230 INTEGRATED CIRCUIT PACKAGING SYSTEM HAVING BUMPED LEAD AND METHOD OF MANUFACTURE THEREOFABANNov 20, 08May 20, 10[H01L]
2010/0117,230 Flip Chip Interconnection Structure Having Void-Free Fine Pitch and Method ThereofABANJan 15, 10May 13, 10[H01L]
2010/0078,831 INTEGRATED CIRCUIT PACKAGE SYSTEM WITH SINGULATION PROCESSABANSep 26, 08Apr 01, 10[H01L]

View all patents..

Top Inventors for This Owner

Upgrade to the Premium Level to View Top Inventors for this Owner. Learn More

We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!

We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.