TENSILICA, INC.
Patent Owner
Stats
- 26 US PATENTS IN FORCE
- 0 US APPLICATIONS PENDING
- Apr 17, 2012 most recent publication
Details
- 26 Issued Patents
- 0 Issued in last 3 years
- 0 Published in last 3 years
- 1,762 Total Citation Count
- Nov 13, 1998 Earliest Filing
- 5 Expired/Abandoned/Withdrawn Patents
Patent Activity in the Last 10 Years
Technologies
Intl Class
Technology
Matters
Rank in Class
Top Patents (by citation)
| Upgrade to the Professional Level to View Top Patents for this Owner. Learn More |
Recent Publications
- No Recent Publications to Display
Recent Patents
Patent #
Title
Filing Date
Issue Date
Intl Class
8161432 Automated processor generation system and method for designing a configurable processorOct 09, 08Apr 17, 12[G06F]
8006204 Automated processor generation system for designing a configurable processor and method for the sameMar 27, 06Aug 23, 11[G06F]
7937559 System and method for generating a configurable processor supporting a user-defined plurality of instruction sizesJun 11, 07May 03, 11[G06F]
7664928 Method and apparatus for providing user-defined interfaces for a configurable processorJan 19, 05Feb 16, 10[G06F]
7590964 Method and system for automatic generation of processor datapaths using instruction set architecture implementing meansDec 19, 05Sep 15, 09[G06F]
7437700 Automated processor generation system and method for designing a configurable processorNov 16, 05Oct 14, 08[G06F]
7376812 Vector co-processor for configurable and extensible processor architectureMay 13, 02May 20, 08[G06F]
7346881 Method and apparatus for adding advanced instructions in an extensible processor architectureMay 13, 02Mar 18, 08[G06F]
Expired/Abandoned/Withdrawn Patents
Patent #
Title
Status
Filing Date
Issue/Pub Date
Intl Class
7774748 System and method for automatic conversion of a partially-explicit instruction set to an explicit instruction setExpiredAug 03, 04Aug 10, 10[G06F]
7274697 Fast IP route lookup with 16/K and 16/Kc compressed data structuresExpiredDec 21, 01Sep 25, 07[G06F]
6732238 Set-associative cache memory having variable time decay rewriting algorithmExpiredJun 10, 02May 04, 04[G06F]
Top Inventors for This Owner
| Upgrade to the Professional Level to View Top Inventors for this Owner. Learn More |
We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.
