TRANSWITCH CORPORATION

Patent Owner

Watch Compare Add to Portfolio

Stats

Details

Patent Activity in the Last 10 Years

Technologies

Intl Class Technology Matters Rank in Class
 
 
 
H04J MULTIPLEX COMMUNICATION 12108
 
 
 
H04L TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION 6273
 
 
 
G06F ELECTRIC DIGITAL DATA PROCESSING 2437
 
 
 
H04B TRANSMISSION 2200
 
 
 
G01R MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES 1158
 
 
 
H03G CONTROL OF AMPLIFICATION 150
 
 
 
H03M CODING, DECODING OR CODE CONVERSION, IN GENERAL 1109

Top Patents (by citation)

Upgrade to the Premium Level to View Top Patents for this Owner. Learn More

Recent Publications

  • No Recent Publications to Display

Recent Patents

Patent # Title Filing Date Issue Date Intl Class
7714565 Methods and apparatus for testing delay locked loops and clock skewApr 01, 08May 11, 10[G01R, H03L]
7653072 Overcoming access latency inefficiency in memories for packet switched networksNov 13, 02Jan 26, 10[H04L, G11C, G06F]
7577089 Methods and apparatus for fast ETHERNET link switchover in the event of a link failureMay 26, 06Aug 18, 09[H04J]
7342885 Method and apparatus for implementing a backpressure mechanism in an asynchronous data transfer and source traffic control systemJan 15, 03Mar 11, 08[G06F]
7177600 Apparatus and method for testing performance of mobile station having GPS functionJun 24, 03Feb 13, 07[H04B]
6928608 Apparatus and method for accelerating cyclic redundancy check calculationsAug 13, 02Aug 09, 05[H03M]
6205155 Apparatus and method for limiting data bursts in ATM switch utilizing shared busMar 05, 99Mar 20, 01[H04J]
5615237 Telecommunications framer utilizing state machineSep 16, 94Mar 25, 97[H04J, H04L]
5608731 Closed loop clock recovery for synchronous residual time stampMar 31, 95Mar 04, 97[H04L]
5548534 Two stage clock dejitter circuit for regenerating an E4 telecommunications signal from the data component of an STS-3C signalJul 08, 94Aug 20, 96[H04J]

View all patents..

Expired/Abandoned/Withdrawn Patents

Patent # Title Status Filing Date Issue/Pub Date Intl Class
2010/0191,814 System-On-A-Chip Employing A Network Of Nodes That Utilize Receive Side Flow Control Over Channels For Messages Communicated TherebetweenABANDec 16, 09Jul 29, 10[G06F]
2010/0191,911 System-On-A-Chip Having an Array of Programmable Processing Elements Linked By an On-Chip Network with Distributed On-Chip Shared Memory and External Shared MemoryABANDec 16, 09Jul 29, 10[G06F]
2010/0158,005 System-On-a-Chip and Multi-Chip Systems Supporting Advanced Telecommunication FunctionsABANDec 23, 08Jun 24, 10[H04L]
2010/0158,023 System-On-a-Chip and Multi-Chip Systems Supporting Advanced Telecommunication FunctionsABANDec 23, 08Jun 24, 10[H04L]
2010/0161,938 System-On-A-Chip Supporting A Networked Array Of Configurable Symmetric Multiprocessing NodesABANDec 23, 08Jun 24, 10[G06F]
2010/0162,265 System-On-A-Chip Employing A Network Of Nodes That Utilize Logical Channels And Logical Mux Channels For Communicating Messages TherebetweenABANDec 23, 08Jun 24, 10[G06F]
2010/0095,188 APPARATUS AND METHOD FOR DETECTING AND CORRECTING ERRORS IN CONTROL CHARACTERS OF A MULTIMEDIA INTERFACEABANOct 09, 08Apr 15, 10[G06F, H03M]
7433871 Efficient ipv4/ipv6 best matching prefix method and apparatusExpiredFeb 14, 03Oct 07, 08[G06F]
7430201 Methods and apparatus for accessing full bandwidth in an asynchronous data transfer and source traffic control systemExpiredMar 21, 03Sep 30, 08[H04L]
7401333 Array of parallel programmable processing engines and deterministic method of operating the sameExpiredAug 08, 01Jul 15, 08[G06F]
2008/0120,672 Methods and Apparatus for Weighted Multicasting of Data StreamsABANNov 21, 06May 22, 08[H04N]
7355380 Methods and apparatus for testing delay locked loops and clock skewExpiredMay 19, 06Apr 08, 08[G01R]
7349405 Method and apparatus for fair queueing of data packetsExpiredJun 23, 03Mar 25, 08[H04L]
2007/0047,579 Multipacket interfaceABANAug 23, 05Mar 01, 07[H04J]
2006/0039,400 Pause frame reconciliation in end-to-end and local flow control for ethernet over sonetABANAug 23, 04Feb 23, 06[H04L]
2006/0039,411 SONET/SDH frame synchronization in the presence of high bit error ratesABANAug 23, 04Feb 23, 06[H04J]
2005/0249,247 Methods and apparatus for multiplexing multiple signal sources over a single full duplex ETHERNET linkABANMay 05, 04Nov 10, 05[H04J]
2005/0232,303 Efficient packet processing pipeline device and methodABANOct 20, 04Oct 20, 05[H04J]
2004/0158,784 Microprocessor based self-diagnostic portABANAug 22, 03Aug 12, 04[G01R]
6775237 Methods and apparatus for burst tolerant excessive bit error rate alarm detection and clearingExpiredMar 29, 01Aug 10, 04[H04B]

View all patents..

Top Inventors for This Owner

Upgrade to the Premium Level to View Top Inventors for this Owner. Learn More

We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!

We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.