Teseda Corporation
Patent Owner
Stats
- 10 US PATENTS IN FORCE
- 0 US APPLICATIONS PENDING
- May 23, 2017 most recent publication
Details
- 10 Issued Patents
- 0 Issued in last 3 years
- 0 Published in last 3 years
- 154 Total Citation Count
- Oct 02, 2002 Earliest Filing
- 2 Expired/Abandoned/Withdrawn Patents
Patent Activity in the Last 10 Years
Technologies
Intl Class
Technology
Matters
Rank in Class
Top Patents (by citation)
| Upgrade to the Professional Level to View Top Patents for this Owner. Learn More |
Recent Publications
- No Recent Publications to Display
Recent Patents
Patent #
Title
Filing Date
Issue Date
Intl Class
9659136 Suspect logical region synthesis from device design and test informationJun 01, 11May 23, 17[G06F, G01R, G11C]
8918753 Correlation of device manufacturing defect data with device electrical test dataSep 12, 13Dec 23, 14[G06F, G01R, G11C]
8626460 Secure test-for-yield chip diagnostics management system and methodApr 02, 07Jan 07, 14[G06F, G01R]
8539389 Correlation of device manufacturing defect data with device electrical test dataJun 01, 11Sep 17, 13[G06F]
8453088 Suspect logical region synthesis and simulation using device design and test informationJun 01, 11May 28, 13[G06F, G01R]
Expired/Abandoned/Withdrawn Patents
Top Inventors for This Owner
| Upgrade to the Professional Level to View Top Inventors for this Owner. Learn More |
We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.