Semiconductor device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6717833
APP PUB NO 20010000687A1
SERIAL NO

09750625

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A 64Mb DRAM includes memory cell array areas 15, sense amplifier areas 16, subword driver areas 17, and cross areas 18. For each horizontal input/output line IOH paraleel to the word line W, throuh holes on the sense amplifiers provide connections between the second metal line hierarchy M2 and the third metal line hierarchy M3. The vertical input/output line IOV parallel to the bit line BL runs through a plurality of memory cell array areas 15 in a direction parallel to the column selection signal line YS and connects to the main amplifier MA outside the memory cell array areas 15. In this input/output line configuration, the greater the number of word lines W that are selected, the greater the number of bits that can be output.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • LONGITUDE SEMICONDUCTOR S.A.R.L.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ide, Akira Musashino, JP 72 734
Idei, Yoji Asaka, JP 17 97
Kitsukawa, Goro Hinode-machi, JP 74 1171
Oishi, Kanji Koganei, JP 44 836

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation