Integrated circuit package architecture with improved electrostatic discharge protection
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Dec 3, 2002
Issued Date -
N/A
app pub date -
Dec 19, 2000
filing date -
Feb 9, 1998
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
An IC package architecture with electrostatic discharge (ESD) protection is provided for use on an IC package for the purpose of allowing the ESD robustness of the IC package to be farther enhanced and the structural complexity of the same to be further simplified as compared to the prior art. The IC package includes a lead frame having a die pad for mounting an IC chip thereon, a plurality of package pins with some no-connect pins which are grouped into at least one no-connect pin unit, each unit consisting of one single no-connect pin or a number or consecutively arranged no-connect pins. ESD protection can be provided to any no-connect pin unit on the IC package either by arranging a pair of power pins proximate to the respective sides of the no-connect pin unit; by arranging a power pin proximate to one side of the no-connect pin unit and an elongated conductive tongue proximate to the other side; or by arranging a pair of elongated conductive tongues proximate to the respective sides of the no-connect pin unit. This provides ESD protection to all the no-connect pins in the no-connect pin unit without having to connect them to ESD protection circuits.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully