Interprocessor communication method and multiprocessor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20010003834A1
SERIAL NO

09730533

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In a multiprocessor system including numbers of processors which realizes hierarchical interprocessor communication and enables high-speed interprocessor communication, each processing element is composed of a plurality of processors physically sharing the same register file, and in the processing element, interprocessor communication is conducted by sharing the register. Every several processing elements are connected to the same local bus and the local buses are connected to each other by a bridge and a global bus. Between processing elements located at a short distance from each other, communication is conducted through one local bus, while between processing elements located at a long distance from each other, communication is conducted through a plurality of local buses and global buses.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
NEC CORPORATIONTOKYO10615

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Shimonishi, Hideyuki Tokyo, JP 70 559

Cited Art Landscape

Patent Info (Count) # Cites Year
 
NEC CORPORATION (1)
* 5913059 Multi-processor system for inheriting contents of register from parent thread to child thread 45 1997
 
CISCO TECHNOLOGY, INC. (1)
* 6320845 Traffic management and flow prioritization on a routed computer network 32 1998
 
U.S. PHILIPS CORPORATION (1)
* 5613152 Data processor with operation units executing dyadic and monadic operations sharing groups of register files with one of the units exclusively accessing one of the register files 11 1995
 
MITSUBISHI DENKI KABUSHIKI KAISHA (1)
* 5293500 Parallel processing method and apparatus 47 1993
 
HITACHI, LTD. (1)
* 5784630 Method and apparatus for processing data in multiple modes in accordance with parallelism of program by using cache memory 75 1995
 
ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE (1)
* 6108766 Structure of processor having a plurality of main processors and sub processors, and a method for sharing the sub processors 30 1998
* Cited By Examiner

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (2)
* 7496673 SIMD-RISC microprocessor architecture 1 2005
* 2005/0160,097 SIMD-RISC microprocessor architecture 15 2005
 
PACT INFORMATIONSTECHNOLOGIE GMBH (1)
8230411 Method for interleaving a program over a plurality of cells 4 2000
 
NEC CORPORATION (2)
* 8199910 Signature generation apparatus and signature verification apparatus 1 2009
* 2009/0296,923 Signature generation apparatus and signature verification apparatus 2 2009
 
SAP SE (1)
* 2014/0067,601 SUPPLY CHAIN FINANCE PLANNING 0 2012
 
INTEL CORPORATION (1)
* 2007/0165,547 Integrated data processing circuit with a plurality of programmable processors 4 2004
 
PACT XPP TECHNOLOGIES AG (54)
7996827 Method for the translation of programs for reconfigurable architectures 19 2002
8429385 Device including a field having function cells and information providing cells controlled by the function cells 1 2002
8156284 Data processing method and device 22 2003
* 2007/0083,730 Data processing device and method 84 2004
7844796 Data processing device and method 4 2004
8301872 Pipeline configuration protocol and configuration unit communication 3 2005
7822881 Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like) 9 2005
8250503 Hardware definition method including determining whether to implement a function as hardware or software 4 2007
8156312 Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units 0 2007
7840842 Method for debugging reconfigurable architectures 0 2007
RE44383 Method of self-synchronization of configurable elements of a programmable module 0 2008
8209653 Router 0 2008
8099618 Methods and devices for treating and processing data 8 2008
8145881 Data processing device and method 1 2008
8069373 Method for debugging reconfigurable architectures 2 2009
7822968 Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs 2 2009
8058899 Logic cell array and bus system 1 2009
8812820 Data processing device and method 2 2009
8819505 Data processor having disabled cores 1 2009
7782087 Reconfigurable sequencer structure 1 2009
* 2010/0039,139 RECONFIGURABLE SEQUENCER STRUCTURE 0 2009
8914590 Data processing method and device 0 2009
8686549 Reconfigurable elements 1 2009
8312301 Methods and devices for treating and processing data 0 2009
* 2010/0122,064 METHOD FOR INCREASING CONFIGURATION RUNTIME OF TIME-SLICED CONFIGURATIONS 4 2009
8281265 Method and device for processing data 3 2009
7899962 I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures 0 2009
8726250 Configurable logic integrated circuit having a multidimensional structure of configurable elements 1 2010
7928763 Multi-core processing system 14 2010
8312200 Processor chip including a plurality of cache elements connected to a plurality of processor cores 0 2010
8195856 I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures 0 2010
RE45223 Method of self-synchronization of configurable elements of a programmable module 0 2010
RE45109 Method of self-synchronization of configurable elements of a programmable module 0 2010
RE44365 Method of self-synchronization of configurable elements of a programmable module 0 2010
9037807 Processor arrangement on a chip including data processing, memory, and interface elements 1 2010
8686475 Reconfigurable elements 2 2011
8310274 Reconfigurable sequencer structure 0 2011
8869121 Method for the translation of programs for reconfigurable architectures 5 2011
8407525 Method for debugging reconfigurable architectures 2 2011
8471593 Logic cell array and bus system 1 2011
8468329 Pipeline configuration protocol and configuration unit communication 0 2012
8803552 Reconfigurable sequencer structure 0 2012
9075605 Methods and devices for treating and processing data 0 2012
9047440 Logical cell array and bus system 5 2013
9552047 Multiprocessor having runtime adjustable clock and clock dependent power supply 1 2014
9436631 Chip including memory element storing higher level memory data on a page by page basis 0 2014
9690747 Configurable logic integrated circuit having a multidimensional structure of configurable elements 0 2014
9250908 Multi-processor bus and cache interconnection system 0 2014
9274984 Multi-processor with selectively interconnected memory units 0 2014
* 2014/0359,255 Coarse-Grained Data Processor Having Both Global and Direct Interconnects 0 2014
9141390 Method of processing data with an array of data processors according to application ID 0 2014
9170812 Data processing system having integrated pipelined array data processor 3 2014
9256575 Data processor chip with flexible bus system 0 2015
9411532 Methods and systems for transferring data between a processing device and external devices 1 2015
 
BENHOV GMBH, LLC (8)
7469308 Hierarchical bus structure and memory access protocol for multiprocessor systems 5 2006
* 2006/0265,533 Hierarchical bus structure and memory access protocol for multiprocessor systems 4 2006
7840778 Processor cluster architecture and associated parallel processing methods 0 2006
* 2007/0113,038 PROCESSOR CLUSTER ARCHITECTURE AND ASSOCIATED PARALLEL PROCESSING METHODS 4 2006
8190803 Hierarchical bus structure and memory access protocol for multiprocessor systems 6 2008
* 2009/0106,468 Hierarchical Bus Structure and Memory Access Protocol for Multiprocessor Systems 2 2008
8489857 Processor cluster architecture and associated parallel processing methods 0 2010
* 2011/0047,354 Processor Cluster Architecture and Associated Parallel Processing Methods 3 2010
 
Cogent Chipware Inc. (1)
* 7085866 Hierarchical bus structure and memory access protocol for multiprocessor systems 17 2003
 
HARRIS CORPORATION (2)
* 7765382 Propagating reconfiguration command over asynchronous self-synchronous global and inter-cluster local buses coupling wrappers of clusters of processing module matrix 5 2007
* 2008/0250,225 SEMICONDUCTOR DEVICE HAVING MATRIX OF PROCESSING MODULES INTERCONNECTED BY LOCAL AND GLOBAL SELF-SYNCHRONOUS BUSES 3 2007
 
SYNOPSYS, INC. (2)
8006069 Inter-processor communication method 0 2007
* 2008/0086,626 Inter-processor communication method 21 2007
 
IKANOS COMMUNICATIONS, INC. (5)
8015303 High data rate stateful protocol processing 2 2002
* 2004/0024,894 High data rate stateful protocol processing 41 2002
* 7596621 System and method for managing shared state using multiple programmed processors 5 2003
7814218 Multi-protocol and multi-format stateful processing 29 2003
8151278 System and method for timer management in a stateful protocol processing system 3 2008
* Cited By Examiner