Semiconductor integrated circuit device having memory cells

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20010008288A1
SERIAL NO

09737559

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor memory device having STC cells wherein the major portions of active regions consisting of channel-forming portions are inclined at an angle of 45 degrees with respect to word lines and bit lines that meet at right angles with each other, thereby enabling the storage capacity portions to be arranged very densely and a sufficiently large capacity to be maintained with very small cell areas. Since the storage capacity portions are formed even on the bit lines, the bit lines are shielded, so that the capacity decreases between the bit lines and, hence, the memory array noise decreases. It is also possible to design the charge storage capacity portion so that a part of thereof has a form of a wall substantially vertical to the substrate in order to increase the capacity.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HITACHI LTD6 KANDA SURUGADAI 4-CHOME CHIYODA-KU TOKYO 100

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hashimoto, Naotaka Hachioji-shi, JP 106 1324
Kaga, Toru Urawa-shi, JP 46 1737
Kawamoto, Yoshifumi Tsukui-gun, JP 43 1622
Kimura, Shinichiro Hachioji-shi, JP 98 2579
Kure, Tokuo Nishitama-gun, JP 64 2149
Sakai, Yoshio Tsukui-gun, JP 126 2390
Takeda, Eiji Koganei-shi, JP 56 1261

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation