Structure and method of making a sub-micron MOS transistor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6632731
SERIAL NO

09783760

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of fabricating a sub-micron MOS transistor includes preparing a substrate, including isolating an active region therein; depositing a gate oxide layer; depositing a first selective etchable layer over the gate oxide layer; depositing a second selective etchable layer over the first selective etchable layer; etching the structure to undercut the first selective etchable layer; implanting ions in the active region to form a source region and a drain region; depositing and planarizing the oxide; removing the remaining first selective etchable layer and the second selective etchable layer; depositing a gate electrode; and depositing oxide and metallizing the structure. A sub-micron MOS transistor includes a substrate; and an active region, including a gate region having a length of less than one micron; a source region including a LDD source region; and a drain region including a LDD drain region.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SHARP LABORATORIES OF AMERICA INC5750 NW PACIFIC RIM BOULEVARD CAMAS WA 98607

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Evans, David Russell Beaverton, OR 19 390
Hsu, Sheng Teng Camas, WA 411 11449
Ma, Yanjun Vancouver, WA 113 2715
Ono, Yoshi Beaverton, OR 95 6422

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation