Logic analysis system for logic emulation systems

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20010010036A1
SERIAL NO

09804504

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A portion of a logic emulation system is configured to sample logic values from the portion of the emulation system that is used to emulate the user digital logic design. These sampled values are then multiplexed by the emulation system to a logic analysis device. Typically, this is a commercially-available logic analyzer. To achieve this functionality, the emulation system is provided with a clock signal that has a higher frequency than the emulation clock signal received from the target or user system. This high speed clock signal is provided to logic analyzer as a strobe signal and controls the transfer of words of logic values from the emulation system to the logic analyzer. As a result, the number of signals that the logic analyzer can effectively sample for a cycle of the emulation clock is increased. Each probe of the logic analyzer can now receive multiple time-division multiplex logic values for each emulation clock cycle thus, increasing the width of logic analysis that can be performed on a particular emulation system with the conventional logic analyzers.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
MENTOR GRAPHICS CORPORATIONWILSONVILLE, OR1030

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Crouch, Kenneth Cambridge, MA 4 118
Selvidge, Charles W Charlestown, MA 22 537
Seneski, Mark Jamaica Plain, MA 9 121
Stewart, Kem Lexington, MA 3 70
Wong, Marina Wilmington, MA 3 70

Cited Art Landscape

Patent Info (Count) # Cites Year
 
FREESCALE SEMICONDUCTOR, INC. (1)
* 5548794 Data processor and method for providing show cycles on a fast multiplexed bus 18 1994
 
PIE DESIGNS SYSTEMS, INC. (1)
* 5425036 Method and apparatus for debugging reconfigurable emulation systems 278 1992
 
FUJITSU LIMITED (1)
* 5418452 Apparatus for testing integrated circuits using time division multiplexing 71 1993
 
QUICKTURN DESIGN SYSTEMS, INC. (1)
* 5109353 Apparatus for emulation of electronic hardware system 196 1988
 
MASSACHUSETTS INSTITUTE OF TECHNOLOGY (1)
* 5596742 Virtual interconnections for reconfigurable logic systems 235 1993
 
INTEL CORPORATION (1)
* 5513338 Apparatus for tracing activity on a bus of an in-circuit emulator 14 1993
 
VIRTUAL MACHINGE WORKS, INC. (1)
* 5802348 Logic analysis system for logic emulation systems 25 1995
 
STEP ENGINEERING, A CORP. OF CA (1)
* 4782461 Logical grouping of facilities within a computer development system 43 1984
 
MENTOR GRAPHICS CORPORATION (1)
* 5659716 Pipe-lined static router and scheduler for configurable logic system performing simultaneous communications and computation 55 1994
 
ACTEL CORPORATION (1)
* 4857774 Testing apparatus and diagnostic method for use with programmable interconnect architecture 115 1988
 
KABUSHIKI KAISHA TOSHIBA (1)
* 5572710 High speed logic simulation system using time division emulation suitable for large scale logic circuits 93 1993
 
NVIDIA CORPORATION (1)
* 5680592 System using a plurality of state machines for translating commands intended for legacy bus devices to commands for local bus devices 17 1995
 
CREDENCE SYSTEMS CORPORATION (1)
* 5475624 Test generation by environment emulation 81 1992
 
TEKTRONIX, INC. (1)
* 4541100 Apparatus including a programmable set-up and hold feature 17 1982
* Cited By Examiner

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
NEC CORPORATION (2)
* 9639639 Logic circuit emulator and control method therefor 0 2011
* 2013/0055,181 LOGIC CIRCUIT EMULATOR AND CONTROL METHOD THEREFOR 0 2011
 
Cadence Design Systems, Inc. (2)
7739093 Method of visualization in processor based emulation system 11 2005
* 2005/0267,732 Method of visualization in processor based emulation system 5 2005
 
MENTOR GRAPHICS CORPORATION (7)
* 7730353 Memory-based trigger generation scheme in an emulation environment 5 2006
* 2007/0226,541 Memory-based trigger generation scheme in an emulation environment 26 2006
8108729 Memory-based trigger generation scheme in an emulation environment 5 2010
8868974 Memory-based trigger generation scheme in an emulation environment 0 2012
8843861 Third party component debugging for integrated circuit design 3 2013
9703579 Debug environment for a multi user hardware assisted verification system 0 2013
9619600 Third party component debugging for integrated circuit design 0 2014
 
SYNOPSYS, INC. (2)
* 7120571 Resource board for emulation system 8 2003
* 2004/0254,906 Resource board for emulation system 4 2003
* Cited By Examiner