Process for producing a semiconductor wafer with polished edge

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20010014570A1
SERIAL NO

09772470

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

There is a process for producing a semiconductor wafer having a front surface and a back surface and a polished edge, in which the semiconductor wafer is subjected to polishing on both sides. The process includes the following temporal sequence of steps: (a) polishing of the edge of the semiconductor wafer using a polishing cloth, with an alkaline polishing abrasive being supplied continuously; (b) simultaneous polishing of the front surface and the back surface of the semiconductor wafer, with an alkaline polishing abrasive being supplied continuously, between two rotating, lower and upper polishing plates which are both covered with a polishing cloth, both polishing cloths substantially comprising a porous, homogeneous, fiber-free polymer foam, and the polishing cloth of the lower polishing plate having a smooth surface and the polishing cloth of the upper polishing plate having a surface which is interrupted by channels; immediately followed by: (c) complete wetting of the front surface and the back surface and the edge of the semiconductor wafer with a film of liquid; and (d) cleaning and drying of the semiconductor wafer. There is also a semiconductor wafer which has been polished on both sides, having a front surface and a back surface and a polished edge and a maximum local flatness value SFQR.sub.max of less than or equal to 0.13 .mu.m, based on partial regions of a surface grid on the front surface of the semiconductor wafer, which has been produced in accordance with this method.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
WACKER SILTRONIC GESELLSCHAFT FUR HALBLEITERMATERIALIEN AGJOHANNES-HESS-STRASSE 24 BURGHAUSEN 84489

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Altmann, Thomas Haiming, DE 25 226
Heier, Gerhard Burghausen, DE 11 175
Wenski, Guido Burghausen, DE 17 289
Winkler, Wolfgang Tittmoning, DE 38 241

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation