Electroplating process for avoiding defects in metal features of integrated circuit devices

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6793796
APP PUB NO 20010015321A1
SERIAL NO

09796856

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Electroplating methods using an electroplating bath containing metal ions and a suppressor additive, an accelerator additive, and a leveler additive, together with controlling the current density applied to a substrate, avoid defects in plated films on substrates having features with a range of aspect ratios, while providing good filling and thickness distribution. The methods include, in succession, applying DC cathodic current densities optimized to form a conformal thin film on a seed layer, to provide bottom-up filling, preferentially on features having the largest aspect ratios, and to provide conformal plating of all features and adjacent field regions. Including a leveling agent in the electroplating bath produces films with better quality after subsequent processing.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • NOVELLUS SYSTEMS, INC.

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Henri, Jon West Linn, OR 62 9176
Mayer, Steven T Lake Oswego, OR 215 6996
Reid, Jonathan D Sherwood, OR 69 2613
Smith, David Lake Oswego, OR 499 9682
Varadarajan, Sesha Wilsonville, OR 12 736

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation