Gate isolated triple-well non-volatile cell

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20010022359A1
SERIAL NO

09757407

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A non-volatile memory cell comprises a first well region of a first conductivity type within a second well region of a second conductivity type in a substrate. At least one impurity region of an opposite conductivity type to said first conductivity type is formed in the first well as is a well tap region of said first conductivity type. An isolation gate is formed on the surface of the substrate between said at least one impurity region and said well tap region.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
LATTICE SEMICONDUCTOR CORPORATION111 SW 5TH AVENUE SUITE 700 PORTLAND OR 97204

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Mehta, Sunil D San Jose, CA 67 1308

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation