Computer system with debug facility

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20010025237A1
SERIAL NO

09748075

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A computer system for executing instructions having assigned guard indicators, comprises instruction supply circuitry, pipelined execution units for receiving instructions from the supply circuitry together with at least one guard indicator selected from a set of guard indicators, the execution unit including a master guard value store containing master values for the guard indicators, and circuitry for resolving the guard values in the execution pipeline and providing a signal to indicate whether the pipeline is committed to the execution of the instruction, and an emulator having watch circuitry for effecting a watch on selected instructions supplied to the execution pipeline and synchronizing circuitry for correlating resolution of the guard indicator of each selected instruction with a program count for that instruction.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
STMICROELECTRONICS LIMITED1000 AZTEC WEST ALMONDSBURY BRISTOL BS12 4SQ

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cofler, Andrew Voreppe, FR 28 351
Dehamel, Arnaud Grenoble, FR 6 11
Wojcieszak, Laurent Meylan, FR 29 104

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation