Side access layer for semiconductor chip or stack thereof

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20020096760A1
SERIAL NO

09768804

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of forming a side access layer on a semiconductor chip, or especially a stack of semiconductor chips, is provided. A region of protective insulating material and one or more conductive pads are formed above a major surface of each chip substrate. Each conductive pad is located at least a certain height above the major surface of the substrate and at least a certain distance away from a side surface of the chip, with the region of protective material generally extending between each conductive pad and the major surface of the substrate. The insulating material thereby protects each conductive pad during subsequent etching of the side surface of each chip substrate. The edge of each conductive pad is then exposed, preferably by planarizing the side surface of the chip or stack. Also, a side interconnect layer may be formed on the side surface of the chip or stack to provide an electrical connection to each conductive pad.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MEMLINK LTD6 GALGALEY-HAPLADA ST POB 12346 HERZELIA 46730

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Rosenblatt, Yehuda Holon, IL 2 90
Simelgor, Gregory Rehovot, IL 4 81

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation