I/O interface structure

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20030002267A1
SERIAL NO

10160857

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A chip stack comprising at least two chip packages. Each of the chip packages comprises a packaged chip including a body defining an opposed pair of sides and having a plurality of leads extending outwardly from each of the opposed sides thereof. Each chip package further comprises a pair of rails which extend along respective ones of the opposed sides of the body. Each of the rails defines opposed top and bottom surfaces and includes top inner and outer pads disposed on the top surface and bottom inner and outer pads disposed on the bottom surface. A plurality of conductive bumps are formed on respective ones of the top outer pads of each of the rails of one of the chip packages. In the chip stack, the chip packages are electrically connected to each other via the electrical connection of the leads of the packaged chip of one of the chip packages to respective ones of the bottom inner pads of the rails of the remaining one of the chip packages which include the conductive bumps formed on respective ones of the top outer pads thereof.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
STAKTEK GROUP L P8900 SHOAL CREEK SUITE 125 AUSTIN TX 78757

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Mantz, Frank E Hawthorne, CA 7 43
Roeters, Glen E Huntington Beach, CA 15 272

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation