Router which facilitates simplified load balancing
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Apr 7, 2009
Grant Date -
Mar 6, 2003
app pub date -
Aug 27, 2002
filing date -
Aug 29, 2001
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A router which facilitates a simplified load balancing is provided. The router contains at least one buffer memory for the intermediate storage of pointers for information packets in at least two different buffer memory areas, a readout unit for reading out the different buffer memory areas one after the other in predetermined time windows, and at least one RED processing unit. A feedback loop is provided from the readout unit to at least one RED processing unit in order to control the activation and de-activation of the RED processing unit. Indirect information about the occupancy levels of the buffer memory areas is passed via the feedback loop to the at least one RED processing unit. The readout unit operates with the weighted round robin mechanism and transmits information about buffer memory locations processed in the time slots to the at least one RED processing unit.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully