Latency tolerant processing equipment
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
May 22, 2003
app pub date -
Nov 18, 2002
filing date -
Nov 19, 2001
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Abstract
A processing architecture for performing a plurality of tasks comprises a conveyor of pipe stages, having a certain width comprising different fields including commands and operands, and a clock signal; wherein each pipe stage performs a certain part of an operation for each task of the plurality in a respective time slot. The processing architecture is also implemented in random access memory and dynamic random access memory devices. The present invention provides processing of data such that latency of memory and communication channels does not reduce the performance of the processor.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully