Emulation of memory clock enable pin and use of chip select for memory power control

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20030105932A1
SERIAL NO

10010030

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and apparatus for powering down a memory device by deasserting a chip select line for a predetermined number of consecutive clock cycles and for powering up the memory device by asserting the chip select line.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BOULEVARD SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Close, Paul G Portland, OR 1 93
David, Howard S Portland, OR 31 915

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation