Importance

Loading Importance Indicators...

Abstract

An improved communications system with a circuit having a plurality of communications ports capable of multispeed operation and operable in a first mode that includes address resolution and in a second mode that excludes address resolution is provided. More particularly, the system has a first memory, a plurality of protocol handlers, a bus connected to said protocol handlers, a second memory connected to said bus, and a memory controller connected to said bus and said second memory for selectively comparing addresses, transferring data between said protocol handlers and said second memory, and transferring data between said second memory and said first memory. A first embodiment is a local area network controller having a first circuit having a plurality of communications ports capable of multispeed operation and operable in a first mode that includes address resolution and in a second mode that excludes address resolution, and an address lookup circuit interconnected to said first circuit. An integrated circuit having a plurality of protocol handlers, a bus connected to said protocol handlers, a memory connected to said bus, and a memory controller connected to said bus and said memory for selectively comparing addresses, transferring data between said protocol handlers and said memory, and transferring data between said memory and an external memory is provided. The address matching circuit has a memory for containing addresses arranged in a linked list, a first state machine for creating and updating the linked list of addresses, a second state machine for providing routing information for a selected address based upon the linked list of addresses, and a bus watcher circuit for monitoring data traffic on a bus to detect addresses. Alternatively, the address matching circuit has an address memory with an address memory bus, a bus watcher circuit connected to an external data bus for detecting addresses, an arbiter connected to said bus watcher and said address memory bus for generating control signals for prioritizing access to said address memory bus, and a plurality of state machines selectively connectable to said address memory bus in response to said control signals and for providing routing information based upon matching a detected address with an address stored in said address memory, for adding, updating or deleting addresses and associated routing information in said address memory, and for searching for an address in said address memory.

Loading the Abstract Image...

First Claim