Interface architecture for embedded field programmable gate array cores

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20030212940A1
SERIAL NO

10270022

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An interface architecture is presented for Field Programmable Gate Array (FPGA) cores by which an FPGA core can be embedded into an integrated circuit and easily configured and tested without detailed knowledge of the FPGA core. A microcontroller coupled to the FPGA core has a general instruction set that provides access to all resources within the FPGA core. This enables high level services, such as configuration loading, configuration monitoring, built in self test, defect analysis, and debugger support, for the FPGA core upon instructions from a host interface. The host interface, which modifies the instructions from a processor unit, for example, for the microcontroller, provides an adaptable buffer unit to allow the FPGA core to be easily embedded into different integrated circuits.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
AGATE LOGIC INC3 RESULTS WAY CUPERTINO CA 95014

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Wong, Dale San Francisco, CA 16 1655

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation