Method and apparatus for adjusting DRAM signal timings

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20040003194A1
SERIAL NO

10185886

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and apparatus for adjusting memory signal timings by shifting the timing of a clock signal generated by a memory controller relative to the time at which other signals begin to be transmitted by the memory controller.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION A DELAWARE CORPORATION2200 MISSION COLLEGE BLVD SANTA CLARA CA 95052

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bodas, Amit Folsom, CA 3 117
Bogin, Zohar B Folsom, CA 7 175
Freker, David E Sacramento, CA 14 466
Ramanathan, Girish P Rancho Cordova, CA 2 48
Ramaswamy, Sridhar Folsom, CA 77 2152

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation