Semiconductor multi-package module having wire bond interconnect between stacked packages and having electrical shield

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6838761
APP PUB NO 20040065963A1
SERIAL NO

10632551

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor multi-package module having stacked lower and upper packages, each package including a die attached to a substrate, in which the upper and lower substrates are interconnected by wire bonding. Also, a method for making a semiconductor multi-package module, by providing a lower molded package including a lower substrate and a die, affixing an upper molded package including an upper substrate onto the upper surface of the lower package, and forming wire bond z-interconnects between the upper and lower substrates.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • STATS CHIPPAC, INC.;STATS CHIPPAC PTE. LTE.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Karnezos, Marcos Palo Alto, CA 76 4839

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation