Method and apparatus for gigabit packet assignment for multithreaded packet processing

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7751402
APP PUB NO 20040071152A1
SERIAL NO

10684078

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A network processor that has multiple processing elements, each supporting multiple simultaneous program threads with access to shared resources in an interface. Packet data is received from high-speed ports in segments and each segment is assigned to one of the program threads. Each packet may be assigned to a single program thread, two program threads—one for header segment processing and the other for handling payload segment(s)—or a different program thread for segment of data in a packet. Dedicated inputs for ready status and sequence numbers provide assistance needed for receiving the packet data over a high speed port. The dedicated inputs are used to monitor ready flags from the high speed ports on a cycle-by-cycle basis. The sequence numbers are used by the assigned threads to maintain ordering of segments within a packet, as well as to order the writes of the complete packets to transmit queues.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • INTEL CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Adiletta, Matthew J Worc, US 146 3661
Bernstein, Debra Sudbury, US 92 3127
Hooper, Donald F Shrewsbury, US 66 3833
Wolrich, Gilbert Framingham, US 133 4262

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation