Method and system for improving access latency of multiple bank devices
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Apr 22, 2004
app pub date -
Jul 9, 2003
filing date -
Jul 9, 2002
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Abstract
The present invention is directed to a technique for improving access latency of multiple bank DRAMs. According to an embodiment of the present invention, address lines may be swapped to improve DRAM access latency and performance. According to another embodiment of the present invention, SDRAM performance may be improved by increasing the likelihood that cycles may be interleaved thereby reducing the overhead associated with opening and closing banks. The aspects of the present invention may be applied to multiple bank DRAM, such as SDRAM, DDR devices and/or other shared resource, in accordance with the present invention.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully