Pointer processing and path BIP-8 computation for large concatenated payloads
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
May 16, 2006
Issued Date -
N/A
app pub date -
Feb 27, 2004
filing date -
Sep 15, 2000
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A system for performing Bit Interleaved Parity-8 (BIP-8) computation on large concatenated payloads, in a processing node of an optical communications networks. The BIP-8 computation system comprises storage means associated with each processing strip for allowing the comparison between calculated and transmitted frame error check values to be delayed.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully