Integrated mechanism for suspension and deallocation of computational threads of execution in a processor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20050050305A1
SERIAL NO

10684348

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A mechanism for processing in a processor enabled to support and execute multiple program threads includes a parameter for scheduling a program thread and an instruction disposed within the program thread and enabled to access the parameter. When the parameter equals a first value the instruction, when issued by a program thread, reschedules the program thread in accordance with one or more conditions encoded within the parameter.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MIPS TECHNOLOGIES INC1225 CHARLESTON ROAD MOUNTAIN VIEW CA 94043

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kissell, Kevin D Le Bar sur Loup, FR 47 1745

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation