Distriuted packet processing system with internal load distributed
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Jun 30, 2005
app pub date -
Apr 29, 2004
filing date -
May 17, 2001
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Abstract
A programmable packet processing system is disclosed wherein a lower speed processor is used to process higher speed data. The system comprises a plurality of packet processor 'cores', for serial connection one to another. Data packet arbitration is performed by each processor in sequence such that packets for processing by a processor are not passed on down the serial pipeline and those that are not for processing by a present processor are passed downstream. The pipeline also includes an ordering circuit for ensuring that processed packets are provided to an output of the pipeline in the order they are received.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully