Semiconductor memory device which stores plural data in a cell

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7245528
SERIAL NO

10988592

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A memory cell array is configured to have a plurality of memory cells arranged in a matrix, each of the memory cells being connected to a word line and a bit line and being capable of storing n values (n is a natural number equal to or larger than 3). A control circuit controls the potentials of the word line and bit line according to input data and writes data into a memory cell. The control circuit writes data into the memory cell to a k-valued threshold voltage (k<=n) in a write operation, precharges the bit line once, and then changes the potential of the word line an i number of times to verify whether the memory cell has reached an i-valued (i<=k) threshold voltage.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • TOSHIBA MEMORY CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Shibata, Noboru Kawasaki, JP 304 4741
Tanaka, Tomoharu Yokohama, JP 333 14437

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation