Substrate for carrying a semiconductor chip and a manufacturing method thereof

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20050185382A1
SERIAL NO

11112343

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A substrate includes a plurality of insulation layers forming a laminated structure and a built-in capacitor formed in the laminated structure, wherein the laminated structure includes a layer of baked organic polysilane.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
OOI KIYOSHINot Provided

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Horikawa, Yasuyoshi Nagano, JP 37 445
Ooi, Kiyoshi Nagano, JP 14 182

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation