Non-volatile memory array

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20050219913A1
SERIAL NO

10819669

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Each non-volatile memory cell of an array of includes a guiding gate extending along a first portion of the cell's channel and a control gate extending along a second portion of the cell's channel. The first and second portions of the channel do not overlap. The guiding gate, which overlays the substrate above the channel, is insulated from the substrate via an oxide layer. The control gate, which also overlays the substrate above the channel region, is insulated from the substrate via an oxide-nitride-oxide layer. Each row of the array has a first terminal coupled to the guiding gates, and a second terminal coupled to the control gates of the cells disposed in that row. Each column of the array has a first terminal coupled to the drain regions, and a second terminal coupled to the source regions of the cells disposed in that column.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
O2IC INC3910 FREEDOM CIRCLE SUITE 103 SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Choi, Kyu Hyun Cupertino, CA 36 465
Li, Sheau-suey Cupertino, CA 11 738

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation