Threshold and flatband voltage stabilization layer for field effect transistors with high permittivity gate oxides

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20050258491A1
SERIAL NO

10845719

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An insulating interlayer for use in complementary metal oxide semiconductor (CMOS) that prevents unwanted shifts in threshold voltage and flatband voltage is provided. The insulating interlayer is located between a gate dielectric having a dielectric constant of greater than 4.0 and a Si-containing gate conductor. The insulating interlayer of the present invention is any metal nitride, that optionally may include oxygen, that is capable of stabilizing the threshold and flatband voltages. In a preferred embodiment, the insulating interlayer is aluminum nitride or aluminum oxynitride and the gate dielectric is hafnium oxide, hafnium silicate or hafnium silicon oxynitride. The present invention is particularly useful in stabilizing the threshold and flatband voltage of p-type field effect transistors.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
GLOBALFOUNDRIES INCMAPLES CORPORATE SERVICES LIMITED PO BOX 309 UGLAND HOUSE GRAND CAYMAN KY1-1104

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bojarczuk, Nestor A JR Poughkeepsie, NY 11 410
Cartier, Eduard A New York, NY 89 2091
Frank, Martin M New York, NY 125 1621
Gousev, Evgeni Mahopac, NY 56 758
Guha, Supratik Chappaqua, NY 147 2445
Narayanan, Vijay New York, NY 312 6206

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation