Method of increasing DDR memory bandwidth in DDR SDRAM modules

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8151030
APP PUB NO 20050278474A1
SERIAL NO

11138768

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention provides a method of increasing DDR memory bandwidth in DDR SDRAM modules. DDR memory has an inherent feature called the Variable Early Read command, where the read command is issued one CAS latency before the termination of an ongoing data burst By using the Variable Early Read command the effect of the CAS latency is minimized in terms of the effect on bandwidth. The enhanced bandwidth technology achieved with this invention optimizes the remaining two access latencies (tRP and tRCD) for optimal bandwidth. These optimizations in the SPD allow for much better bandwidth in real world applications.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • TOSHIBA MEMORY CORPORATION;OCZ TECHNOLOGY

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Petersen, Ryan Sunnyvale, US 5 123
Schuette, Franz Michael Colorado Springs, US 73 2597

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation