Barrier enhancement process for copper interconnects

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20060076244A1
SERIAL NO

11289998

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A damascene process for introducing copper into metallization layers in microelectronic structures includes a step of forming an enhancement layer of a metal alloy, such as a copper alloy or Co--W--P, over the barrier layer, using PVD, CVD or electrochemical deposition prior to electrochemically depositing copper metallization. The enhancement layer has a thickness from 10 .ANG. to 100 .ANG. and conformally covers the discontinuities, seams and grain boundary defects in the barrier layer. The enhancement layer provides a conductive surface onto which a metal layer, such as copper metallization, may be applied with electrochemical deposition. Alternatively, a seed layer may be deposited over the enhancement layer prior to copper metallization.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MATTSON TECHNOLOGY INC47131 BAYSIDE PARKWAY FREMONT CA 94538

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ivanov, Igor Dublin, CA 52 817
Ting, Chiu H Saratoga, CA 27 3732

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation