Processor architecture

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20060155958A1
SERIAL NO

11293845

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A LIW processor comprises multiple execution units. The multiple execution units of the processor are divided into groups, and an input instruction word can contain instructions for one execution unit in each of the groups. The processor is optimised for use in signal processing operations, in that the multiple execution units of the processor are divided into groups which do not place significant restrictions on the desirable uses of the processor, because it has been determined that, in signal processing applications, it is not usually necessary for certain execution units to operate simultaneously. These execution units can therefore be grouped together, in such a way that only one of them can operate at a particular time, without significantly impacting on the operation of the device. An array is formed from multiple interconnected processors of this type.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BOULEVARD SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Claydon, Peter Bath, GB 2 3
Duller, Andrew Bristol, GB 4 64
Kuligowski, Andrew Bath, GB 2 3
Panesar, Gajinder Bristol, GB 15 298
Robbins, William Bristol, GB 19 220
Younis, Olfat Bath, GB 2 3

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation