METHOD FOR MAKING A SEMICONDUCTOR DEVICE HAVING A SEMICONDUCTOR-ON-INSULATOR CONFIGURATION AND A SUPERLATTICE

Number of patents in Portfolio can not be more than 2000

United States of America Patent

SERIAL NO

11381850

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for making a semiconductor device may include forming an insulating layer adjacent a substrate, forming a superlattice adjacent a semiconductor layer, and positioning the semiconductor layer adjacent a face of the insulating layer opposite the substrate. The method may further include forming a gate overlying the superlattice, and forming source and drain regions on the semiconductor layer so that the superlattice extends therebetween to define a channel. The superlattice may include a plurality of stacked groups of layers with each group of layers comprising a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and an energy band-modifying layer thereon. The energy band-modifying layer may include at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MEARS TECHNOLOGIES INC189 WELLS AVE 3RD FLOOR NEWTON MA 02459

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kreps, Scott A Southborough, MA 39 3388
Rao, Kalipatnam Vivek Grafton, MA 23 1607

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation