Method of comparison between cache and data register for non-volatile memory

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7486530
APP PUB NO 20060245272A1
SERIAL NO

11116842

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A non-volatile memory device and data comparison circuit are described that facilitate the comparison of data between two blocks of data, such as the I/O buffer or data cache of a memory and the sense amplifiers, that allow for simple and rapid comparison of data bits and results in a signal flag indicating a data match or a mis-match. This allows for a simple parallel data bit comparison capability that allows a fast initial comparison result without requiring a time-consuming individual bit-by-bit data comparison. In one embodiment, two data blocks to be compared are divided into a number of paired segments, wherein each pair of segments are compared in parallel by a data comparison circuit, such that a mis-match can be located to the affected data segments or the results logically combined to indicate a match or mis-match for the complete data blocks.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
U S BANK NATIONAL ASSOCIATION AS COLLATERAL AGENT100 WALL STREET SUITE 1600 NEW YORK NY 10005

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hartono, Hendrik San Jose , US 7 58
Louie, Benjamin Fremont , US 83 1191
Nazarian, Hagop A San Jose , US 51 870
Yip, Aaron Santa Clara , US 117 1301

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation