System and method for performing multi-rank command scheduling in DDR SDRAM memory systems

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7543102
APP PUB NO 20060248261A1
SERIAL NO

11405617

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

bank activation constraint. A multi-rank DDRx memory system is also presented having at least two ranks of memory each having a number of banks and at least one memory controller configured for performing the hardware-implemented step of DRAM command scheduling for row access commands and column access commands. The step of command scheduling includes decoupling the row access commands from the column access commands; alternatively scheduling the decoupled row access commands to different ranks of memory; and group scheduling the decoupled column access commands to each bank of the number of banks of a given rank of the different ranks of memory.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • UNIVERSITY OF MARYLAND, BALTIMORE

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Jacob, Bruce L Laurel, US 2 84
Wang, David Tawei Gaithersburg, US 1 82

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation