METHOD FOR MAKING A SEMICONDUCTOR DEVICE INCLUDING A FLOATING GATE MEMORY CELL WITH A SUPERLATTICE CHANNEL

Number of patents in Portfolio can not be more than 2000

United States of America Patent

SERIAL NO

11381794

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for making a semiconductor device may include providing a semiconductor substrate and forming at least one non-volatile memory cell. Spaced apart source and drain regions may be formed, and a superlattice channel may be formed between the source and drain regions. The superlattice channel may include a plurality of stacked groups of layers on the substrate between the source and drain regions. Each group of layers of the superlattice channel may include a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and an energy band-modifying layer thereon. The energy band-modifying layer may include at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions. A floating gate may be formed adjacent the superlattice channel, and a control gate may be formed adjacent the floating gate.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MEARS TECHNOLOGIES INC189 WELLS AVE 3RD FLOOR NEWTON MA 02459

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kreps, Scott A Southborough, MA 39 3388
Rao, Kalipatnam Vivek Grafton, MA 23 1607

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation